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ABSTRACT
This dissertation is a process of seeking solutions to two important and chal-
lenging problems related to the design of modern integrated circuits (ICs):
the ever increasing couplings among the multiphysics and the large problem
size arising from the escalating complexity of the designs. A multiphysics-
based computer-aided design methodology is proposed and realized to ad-
dress multiple aspects of a design simultaneously, which include electromag-
netics, heat transfer, fluid dynamics, and structure mechanics. The multi-
physics simulation is based on the finite element method for its unmatched
capabilities in handling complicate geometries and material properties. The
capability of the multiphysics simulation is demonstrated through its appli-
cations in a variety of important problems, including the static and dynamic
IR-drop analyses of power distribution networks, the thermal-ware high-
frequency characterization of through-silicon-via structures, the full-wave
electromagnetic analysis of high-power RF/microwave circuits, the modeling
and analysis of three-dimensional ICs with integrated microchannel cooling,
the characterization of micro- and nanoscale electrical-mechanical systems,
and the modeling of decoupling capacitor derating in the power integrity
simulations. To perform the large-scale analysis in a highly efficient man-
ner, a domain decomposition scheme, parallel computing, and an adaptive
time-stepping scheme are incorporated into the proposed multiphysics simu-
lation. Significant reduction in computation time is achieved through the two
numerical schemes and the parallel computing with multiple processors.
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CHAPTER 1
INTRODUCTION
1.1 Background and Motivation
The advancement of the integrated circuit (IC) technology has been driven
by the goals to increase performance and functionality and decrease cost and
power. Over the years, the goal has been achieved by the continuous scal-
ing of transistors and interconnects. The scaled transistors are faster due to
their smaller intrinsic capacitance and the shorter channel length, whereas
the scaled interconnects are longer and thinner. As with the continuous
scaling of ICs, the increment of the interconnect delay tends to override the
reduction of the transistor gate delay as shown in Fig. 1.1 such that there
is improvement in the overall performance gained from scaling saturates. In
addition, the continuous scaling increases the power density, and Fig. 1.2
shows that the power density of a CPU has reached 100 W/cm2. An inves-
tigation [1] conducted with the 130 nm technology node shows interconnects
contribute to approximately 50% of the power consumption of a micropro-
cessor, which is expected to rise to 80% [2]. The same investigation [1] found
out that 90% of the total power is consumed by 10% of the interconnects.
The increased power density and the non-uniform distribution of power con-
sumption function together and bring about serious thermal issues.
A remedy of the interconnect scaling problem is the three-dimensional (3-
D) technology in which multiple planar devices are stacked up vertically
to achieve a reduction of global interconnections. Other benefits of 3-D
technology include increased packing density, reduced chip area, and the
possibility of heterogeneous integration.
A key component of 3-D technology is the through-silicon-via (TSV) tech-
nique [3, 4, 5]. A schematic of a 3-D IC enabled by the TSV technique is
shown in Fig. 1.3. However, the increased power density together with the
1
Figure 1.1: Gate and interconnect delay of different technology nodes from
[6].
reduced chip area leads to a significant increase of heat power generation
per unit area and poses great challenges for heat removal, which is further
complicated by the interlayer dielectrics of very low thermal conductivity.
As the continuous scaling of ICs exacerbates the thermal issues, the ther-
mal issues in return challenge the electrical design in many aspects. High
temperature degrades the performance and longevity of devices, which may
further result in malfunctions and deterioration in the performance of the
entire system. Thermal stress due to the large temperature gradient and mis-
match of thermal expansion coefficients between the package and chip may
lead to mechanical failures, for example, chip cracks. The electromigration,
recognized as the primary mode of metalization failure, has an exponential
dependence on temperature. In addition, the increased temperature often
impairs the quality of the signal and power and creates signal and power in-
tegrity concerns such as the thermally induced clock skew [7] and unexpected
variance on voltage drops. Due to the ever increasing influence of thermal
issues on electrical designs and the strong couplings between the two, it is
necessary to have a multiphysics-based computer-aided design methodology
that addresses the electrical designs and thermal issues simultaneously.
2
Figure 1.2: Power density of CPUs in the recent decades from [8].
Figure 1.3: Schematic of a 3-D integrated circuit.
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1.2 Multiphysics Modeling and Simulation
A report presented to the U.S. Department of Energy (DOE) in 2008 [9]
accentuates the aforementioned challenges with the following:
Today’s problems, unlike traditional science and engineering,
do not involve physical processes covered by a single traditional
discipline of physics or the associated mathematics. Complex
systems encountered in virtually all applications of interest to
DOE involve many distinct physical processes.
... The issue of coupling models of different events at different
scales and governed by different physical laws is largely wide open
and represents an enormously challenging area for future research.
In this dissertation, we propose and implement a multiphysics simulation
to address such a challenge in modern electronic systems. As illustrated by
Fig. 1.4, the multiphysics simulation integrates an electrical analysis and a
thermal analysis through an iterative scheme and targets the applications
ranging from on-chip level, to package level, and to board level. The multi-
physics simulation is based on the finite element method (FEM) for its un-
matched capabilities in modeling complex geometries and material properties
[10]. It is worth mentioning that a considerable amount of research has been
devoted to searching for innovative heat removal techniques, for example,
the integrated microchannel cooling [11, 12]. To that end, the multiphysics
simulation incorporates the conjugate heat transfer and fluid analyses to
take into account the forced convective liquid cooling by the integrated mi-
crochannels. Another important phenomenon that should never be neglected
in an electrical design is the thermally-induced stress [13]. Thermal stresses
of substantial amplitudes usually arise from large temperature gradients and
mismatches of thermal expansion coefficients. Mechanical fatigue failures can
occur because of repeated and concentrated high thermal stresses. There-
fore, a mechanical analysis based on the theory of linear thermo-elasticity is
also integrated into the multiphysics simulation. As the governing equations
associated with individual physics and the coupling schemes among the mul-
tiphysics vary among the types of problems, the details of implementing the
multiphysics simulation are provided based on the specific problems in the
following chapters.
4
Figure 1.4: Multiphysics simulation with its existing capabilities and
applications. The demonstrated applications on the bottom row from left
to right include 3-D power distribution network, on-chip power grid, solder
bump array, and substrate-integrated waveguide filter.
1.3 Large-Scale Analysis
In order to accurately resolve the 3-D geometrical complexities and the non-
uniform material properties, three-dimensional simulations are preferred. In
addition to the challenge resulting from the strong couplings among the mul-
tiphysics, the large problem size arising from the volumetric discretization to
the circuit designs of escalating complexity creates another challenge in the
modeling and simulation of modern integrated circuits. To enhance the effi-
ciency and relieve the computation burden of a large-scale analysis, a domain
decomposition scheme, parallel computing, and an adaptive time-stepping
scheme are incorporated into the proposed multiphysics simulation.
1.4 Organization
The remainder of the dissertation is organized as follows. Chapter 2 provides
detailed formulations of the efficiency-enhancement techniques adopted in
the multiphysics simulation. Chapters 3 and 4 present the static and dy-
namic IR-drop analyses for power distribution networks (PDNs), in which
thermal effects are taken into account. Chapters 5 and 6 demonstrate the
5
thermal-aware high-frequency characterizations in the multiphysics simu-
lation through the applications of through-silicon-via structures and high-
power RF/microwave circuits. Chapter 7 introduces a coupled electrical-
thermal-fluid simulation in analyzing three-dimensional ICs with integrated
microchannel cooling. Chapters 8 and 9 explore the multiphysics simula-
tion accounting for thermal stress, which enables the reliability analysis of
interconnects on mechanical fatigue and failures and the mechanical charac-
terization of micro- and nanoscale structures in electro-mechanical systems.
Chapter 10 illustrates the derating issue of the decoupling capacitors and the
proposed solution of incorporating multiphysics models of decoupling capac-
itors in the system-level simulation of PDNs. Along with the development
of the multiphysics simulation, measurement correlations are provided for
both uniphysics and multiphysics. Chapter 11 concludes the dissertation
and proposes future work in this area.
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CHAPTER 2
EFFICIENCY ENHANCEMENT FOR
LARGE-SCALE ANALYSIS
The multiphysics simulation is based on the finite element method (FEM)
because of its unmatched capabilities in modeling complex geometries and
materials [10]. In addition, the accuracy of the FEM solution can be improved
systematically by increasing the order of its basis functions. Although the
FEM has many unique advantages, its volumetric discretization for many
real and practical integrated circuit (IC) designs can easily result in a large
linear system of millions of unknowns. Solving such a large system can be
computationally intensive and the solution has to be performed repeatedly
for many iterations in the co-simulation. In this dissertation, we employ two
techniques in the co-simulation, namely, an adaptive time-stepping scheme
in the transient thermal analysis and a domain decomposition scheme in
both electrical and thermal analyses, in order to alleviate the computational
burden for solving large-scale problems. The domain decomposition used
in this dissertation is called the finite element tearing and interconnecting
(FETI) [10, 14]. By applying the FETI, the entire computational domain
is divided into smaller subdomains, which are completely decoupled initially
and coupled only in the solution of the global interface system. Therefore,
the FETI is highly suitable for parallel computing with multiple processors.
2.1 Domain Decomposition
The fundamental block in the multiphysics simulation is solving the matrix
equation
[A] {x} = {b} (2.1)
where [A] contains the information from both the stiffness and damping ma-
trices, {b} includes the excitations in general or in the transient analysis the
excitations of both the current time step and the information from the pre-
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vious one, and {x} represents the unknown coefficients to be solved, which
can be temperature {T} in the thermal analysis, or electric potential {φ} in
the IR-drop analysis, or electric field components {E} in the full-wave elec-
tromagnetic analysis. As conveyed by its name, the implementation of FETI
can be generalized into three steps: tearing, interconnecting, and recovering
subdomain solutions.
2.1.1 Tearing
By applying FETI, the entire computation domain is torn into Ns non-
overlapping subdomains. The neighboring subdomains Ωi and Ωj share the
interface denoted as Γij. The continuity of field components has to be en-
forced at the subdomain interfaces. In the thermal analysis, the Dirichlet-
type and Neumann-type boundary conditions
Ti = Tj (2.2)
nˆi · κi∇Ti = −nˆj · κj∇Tj = ΛT (2.3)
are applied to enforce the continuity of the temperature and the heat flux,
where κ denotes the thermal conductivity, nˆi is the unit normal vector at Γij
pointing from Ωi to the exterior region, and ΛT is the unknown Neumann
boundary data associated with temperature. In the IR-drop analysis, the
Dirichlet-type and Neumann-type boundary conditions
φi = φj (2.4)
nˆi · σi∇φi = −nˆj · σj∇φj = Λφ (2.5)
are applied to enforce the continuity of the voltage and the current, where σ
denotes the electrical conductivity and Λφ is the unknown Neumann bound-
ary data associated with electrical potential. In the full-wave electromagnetic
analysis, the Dirichlet-type and the Neumann-type boundary conditions
nˆi × (nˆi × ~Ei) = nˆj × (nˆj × ~Ej) (2.6)
nˆi ×
(
1
µi
∇× ~Ei
)
= −nˆj ×
(
1
µj
∇× ~Ej
)
= ~ΛE (2.7)
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are applied to enforce the tangential continuity of the electric and magnetic
field components, where µ denotes the permeability and ~Λ is the unknown
Neumann boundary data associated with electric field.
Next, the finite element discretization is applied to the Neumann boundary
conditions in Equations (2.3), (2.5), and (2.7), yielding the terms
{λsT} = [BsT ]T {λT} =
∫
Γs
{N s}ΛT dΩ (2.8)
{
λsφ
}
=
[
Bsφ
]T {λφ} = ∫
Γs
{N s}Λφ dΩ (2.9)
{λsE} = [BsE]T {λE} =
∫
Γs
{ ~N s} · ~ΛE dΩ (2.10)
where [BsT ]
T ,
[
Bsφ
]T
, and [BsE]
T are signed boolean matrices that extract the
interface degrees of freedom (DOFs) of the sth subdomain; {λT}, {λφ}, and
{λE} are the global dual variables, called the Lagrange multipliers, associated
with temperature, electric potential, and electric field, respectively; and {N s}
and { ~N s} are column vectors in the sth subdomain, containing the scalar and
vector interpolation functions, respectively. With the vector interpolation
functions, the vector electric field in each element e can be expanded as
~Ee =
n∑
i=1
~N ei E
e
i (2.11)
Similarly, with the scalar interpolation functions, the temperature in each
element e can be expanded as
T e =
n∑
i=1
N ei T
e
i (2.12)
Note that in Equations (2.8), (2.9), and (2.10), even though the same nota-
tion Γs is employed to represent the subdomain interfaces for simplicity, the
computation domain and the way to divide it into subdomains may differ
among the different analyses.
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2.1.2 Interconnecting
With all the boundaries including the subdomain interfaces, the linear system
of the sth subdomain becomes
[As] {xs} = {bs} − {λs} (2.13)
The procedure of obtaining subdomain matrix [As] is identical to that in
finding the global one in Equation (2.1). The only difference in terms of the
expression between the global system in Equation (2.1) and the subdomain
system in Equation (2.13) is the additional term {λs} in Equation (2.13),
arising from the Neumann boundaries specified at the subdoamin interfaces.
Finally, the system equations from all the subdomains can be rearranged
into a global system as follows
[A1] . . . 0 [B1]
T
...
. . .
...
...
0 . . .
[
ANs
] [
BNs
]T
[B1] . . .
[
BNs
]
0


{x1}
...{
xNs
}
{λ}
 =

{b1}
...{
bNs
}
0
 (2.14)
It is worth mentioning that the last equation in Equation (2.14)
[
B1
] {
x1
}
+
[
B2
] {
x2
}
+ · · ·+ [BNs] {xNs} = 0 (2.15)
results from the enforcement of the continuity condition in Equations (2.2),
(2.4), and (2.6) at the subdomain interfaces. Eliminating {xs}, s = 1, 2, ..., Ns
results in an interface system of {λ} as
[F ] {λ} = {d} (2.16)
where
[F ] =
Ns∑
s=1
[Bs] [As]−1 [Bs]T (2.17)
{d} =
Ns∑
s=1
[Bs] [As]−1 {bs} (2.18)
The thermal, IR drop, and electromagnetic analyses have individual La-
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grange multipliers and hence different interface systems. Clearly, with the
FETI, the original problem is reduced to an interface problem of a much
smaller dimension. The interface system in Equation (2.16) can be solved
using a Krylov subspace method such as the biconjugate gradient stabilized
(BiCGSTAB) method [15] together with the Dirichlet preconditioner [16].
The Dirichlet preconditioner offers a good approximation of the inverse of
[F ] in Equation (2.16) as
[
F−1D
]
=
Ns∑
s=1
[Bs]
[
0 0
0 [SsII ]
]
[Bs]T (2.19)
where
[SII ] = [A
s
II ]− [AsIV ] [AsV V ]−1 [AsIV ]T (2.20)
and the subscripts V and I denote the volume and interface unknowns,
respectively.
2.1.3 Recovering Subdomain Solutions
The dual variables {λsT},
{
λsφ
}
, and {λsE} are obtained after iteratively solv-
ing the interface problems in Equation (2.16) associated with individual
analyses. In the step of recovering subdomain solutions, the temperature,
electric potential, and electric field unknowns of individual subdomains can
be computed with the obtained Neumann-type boundary condition through
Equation (2.13).
2.2 Parallel Implementation of FETI
In this section, the parallel implementation of FETI in the multiphysics simu-
lation using Message Passing Interface (MPI) is provided. It has been shown
that FETI is highly parallizable [17]. As described in the above section,
three steps are involved in the implementation of FETI, namely, tearing,
interconnecting, and recovering subdomain unknowns:
1. By tearing, the computation domain is divided into subdomains; similar
numbers of unknowns over subdomains are preferred which will lead to
balanced loads among processors. In the step of tearing, individual
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subdomains should also have the corresponding system matrix {A}
and excitation vector {b} assembled; the factorization of the system
matrices of individual subdomains should also be performed at this
step. It can be seen that subdomains are completely independent of
each other in the tearing step.
2. The interconnecting step deals with the interface system for solving the
unknown Neumann-type boundary data. The interface system is solved
with the BiCGSTAB method which consists of a series of matrix-vector
products: subdomains should contribute to the matrix-vector product
individually and the information should be broadcast to the rest im-
mediately when all the subdomains have it ready. The interconnecting
step can be achieved completely in parallel except at the broadcasting
process.
3. As for the step of recovering, each subdomain is supposed to utilize its
own boundary condition including the obtained Neumann-type bound-
ary data, independently and completely in parallel.
The efficiency enhancement of FETI with multiple processors will be demon-
strated with specific applications in the following chapters.
2.3 Adaptive Time-Stepping
It is proposed in [18, 19] that the step size selection in the numerical solu-
tion of ordinary differential equations can be viewed as an automatic control
problem. The algorithm introduced by [18, 19] can be described as
hn = β
(
tol
rn
)1/k
hn−1 (2.21)
where h is the step size, rn denotes the error associated with step n, tol is a
user-input tolerance, and k is related to the order of the integration method.
A major concern associated with the algorithm illustrated by Equation (2.21)
is that when the stability limits the step size rather than the accuracy, this
algorithm will produce a highly oscillating sequence of step size [20]. The step
size selection based on the algorithm of proportional-integral (PI) control was
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Figure 2.1: A PID controller in a feedback loop control.
proposed by [21] to resolve the aforementioned issue, which is described by
hn =
(
tol
rn
)kI (rn−1
rn
)kP
hn−1 (2.22)
where kP and kI are constant parameters related to the proportional and
integral terms of a PI controller, respectively.
The adaptive time-stepping in this dissertation is based on the algorithm
of proportional-integral-derivative (PID) control [22, 23]. A block diagram
of a PID controller in a feedback loop is illustrated by Fig. 2.1. The PID
control algorithm can be explained by
u(t) = Kpe(t) +Ki
∫ t
0
e(τ)dτ +Kd
de(t)
dt
(2.23)
where u denotes the control signal, e represents the control error, and Kp,
Ki, and Kd are the coefficients of the proportional, integral, and derivate
terms, respectively. The transfer function of a PID controller can thus be
written as
G(s) = Kp +Ki
1
s
+Kds (2.24)
It can be seen from the transfer function that the integral term contributes to
the reduction of the steady-state errors by the low-frequency compensation
and the derivative term contributes to the enhancement of the transient
response by the high-frequency compensation.
Based on the PID control, the two consecutive time steps in the adaptive
time-stepping scheme employed in this dissertation have the relation
∆tn+1 =
(
en−1
en
)kP ( 1
en
)kI ( e2n−1
enen−2
)kD
∆tn (2.25)
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The three constant parameters in Equation (2.25) are chosen as kP = 0.075,
kI = 0.175, and kD = 0.01, following the studies in [22] and [23]. In Equation
(2.25), en is the maximum relative change of temperature at time tn, denoted
as
en = max({eT}n) (2.26)
where
{eT}n =
1
τT
‖ {T}n − {T}n−1 ‖
‖ {T}n ‖
(2.27)
and τT is the user input tolerance and its default value in the implementa-
tion is 1.0. There are two major advantages of this adaptive time-stepping.
The first advantage is the automatic generation of non-uniform time steps.
Because of the first-order nature of the thermal response, the time step en-
larges itself as temperature approaches a steady state. Therefore, it requires
many fewer time steps than the regular time-marching scheme with uniform
time steps. The other advantage is that the adaptive time-stepping provides
a very convenient way to detect a steady state. In the implementation, the
steady state is declared and the simulation is terminated when the time step
is greater than a certain portion of the specified simulation duration. The
efficiency enhancement in the multiphysics simulation through the adaptive
time-stepping scheme will be demonstrated in the following chapters with
specific problems.
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CHAPTER 3
ELECTRICAL-THERMAL
CO-SIMULATION FOR DC-IR DROP
ANALYSIS
3.1 Problem Statement
As current flows through the resistances of a power distribution network
(PDN), a voltage drop takes place across the effective path between the
voltage supply and a certain circuit component, which is also known as DC
IR-drop. DC IR-drop is one of the primary concerns in the design of power
distribution networks. Unintentional variances in the voltage drops may pre-
vent the transistors from switching states and cause circuits failures [24], [25].
As the continuous scaling of interconnects, especially in the 3-D technology
where the through-silicon-via (TSV) technique enables the vertical stack-up
of multiple planar devices, the problems associated with DC IR-drop become
more significant. On one hand, the supply voltage continues to drop with the
increased scaling. The trend of the reduction of the supply voltage is plot in
Fig. 3.1 based on the projection from the International Technology Roadmap
of Semiconductors [26]. The decrease of supply voltage is accompanied by
the reduction of noise margin such that the devices are more vulnerable to
power noise [27], [28]. On the other hand, with the continuous integration of
integrated circuits, the power density is expected to go beyond 100 W/cm2
in 2016 [26]. The decreased supply voltage and the increased power den-
sity function together and force a large amount of current flowing through
the power distribution network. Joule heating effect is likely to cause a sig-
nificant rise in temperature if the heat generated from the large amount of
current flowing through interconnects is not removed efficiently [29], [30]. Be-
cause of the temperature-dependent resistivity, an accurate prediction of the
DC IR-drop under the tightened noise margin requires considering the tem-
perature influence. Therefore, it is necessary to have the electrical-thermal
co-simulation for DC IR-drop analysis.
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Figure 3.1: Power supply voltage by years projected by the International
Technology Roadmap of Semiconductors [26].
The electrical-thermal co-simulation for DC IR-drop analysis has been re-
alized through the finite volume method [31], the latency insertion method
[32], and the equivalent circuit model [33]. In this dissertation, the finite
element method (FEM) is adopted due to its capability of dealing with com-
plex geometries and material properties [10]. This dissertation is not limited
to the electrical-thermal co-simulation, but also aims to develop a more effi-
cient approach for large-scale problems. One way of improving the efficiency
while dealing with large-scale problems is to use domain decomposition; in
this work, the finite element tearing and interconnecting (FETI) method
[14, 34, 35, 36, 37] is employed. By FETI, the entire computational domain
is decomposed into non-overlapping subdomains of smaller size which allows
the possibility of parallel computing. The continuity enforcement at sub-
domain interfaces through Dirichlet and Neumann boundary conditions via
Lagrange multipliers yields a reduced-order interface problem. The interface
problem can be solved by a Krylov subspace method, and the obtained so-
lutions can serve as the boundary condition to recover the unknowns within
individual subdomains. Significant reduction in computation time can be
achieved by utilizing the highly parallelizable nature of FETI through paral-
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lel computing with multiple processors
3.2 Electrical-Thermal Co-Simulation
Current flowing through interconnects obeys Ohm’s law
J = σE (3.1)
where σ is the temperature-dependant electrical conductivity and the electric
field E can be expressed in terms of the electrical potential φ
E = −∇φ (3.2)
The governing equation of the DC IR-drop analysis in terms of the electrical
potential φ can be obtained by substituting Equations (3.1) and (3.2) into
∇ · J = 0 (3.3)
The boundary-value problem of the DC IR-drop analysis consists of two
parts: the governing equation
∇ · σ∇φ = 0 (3.4)
and the boundary conditions
φ = φc on Γvc (3.5)
σ
∂φ
∂n
=
φ
RS
on Γload (3.6)
where Γvc is the Dirichlet boundary, Γload is the impedance boundary of an
external load, and R and S are the resistance and the cross-sectional area of
the impedance boundary, respectively.
The boundary-value problem of the steady-state thermal analysis consists
of two parts: the governing equation
∇ · k∇T = −Q (3.7)
where k is the thermal conductivity, T is the temperature distribution, and
17
Figure 3.2: Coupling between the voltage distribution and temperature
profile in the electrical-thermal co-simulation for DC IR-drop analysis.
Q is the volumetric heat generation; and the boundary conditions
T = Tc on Γtc (3.8)
k
∂T
∂n
= −h(T − Ta) on Γconv (3.9)
where Γtc is the isothermal boundary, Γconv is the convection boundary, h
and Ta are convective heat transfer coefficient and ambient temperature,
respectively.
The volumetric heat generation Q in Equation (3.7) includes the heat
generated from Joule heating effect Pjoule as
Pjoule = J ·E = σE2 (3.10)
The temperature-dependant resistivity can be written as
ρ = ρ0 [1 + α(T − T0)] (3.11)
where ρ0 is the resistivity at temperature T0 and α is the temperature co-
efficient of the material. The electrical analysis and thermal analysis are
coupled through Equations (3.10) and (3.11) as shown in Fig. 3.2. The itera-
tive scheme of solving Equations (3.4), (3.7), (3.10), and (3.11) concurrently
is illustrated in Fig. 3.3.
A two-layered PCB board [31] in Fig. 3.4(a) is taken as a benchmark
example to verify the implementation of heat conduction and convection, as
well as the iterative scheme of electrical-thermal co-simulation. The same
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INPUT initial resistivity ρ0, tolerance tol, number of iterations N
OUTPUT voltage distribution and temperature profile
Step 1 Set i = 1 and ρ˜ = ρ0
Step 2 While i ≤ number of iterations do Steps 3-8
Step 3 Compute voltage via electrical analysis
Step 4 Calculate power
Step 5 Compute temperature via thermal analysis
Step 6 Update resistivity ρ
Step 7 If | ρ - ρ˜ | < tol
Output and Exit
Step 8 Set i = i + 1 and ρ˜ = ρ
Step 9 Output (“Not converged after N iterations”)
Figure 3.3: The iterative scheme of electrical-thermal co-simulation.
example with its analytical solutions has been used in [31] as verifications
for the electrical-thermal co-simulation implemented with the finite volume
method. It is worth mentioning that the direct solver in Intel MKL PARDISO
is employed whenever it is necessary to perform matrix factorization and
solve linear systems. The planar dimension of the PCB board is 5×2 cm2.
The thicknesses of the top copper plane, the middle layer of FR-4, and the
bottom copper plane are 0.05 mm, 0.5 mm, and 0.05 mm, respectively. Heat
source of 50 W is attached on the top surface of the PCB board, where air
convection also applies. The ambient temperature and the temperature on
the bottom surface of the PCB board are set at 293 K. Since the heat source
is attached on the entire top surface and the planar dimension is much larger
than the vertical one, this problem can be treated as a one-dimensional heat
transfer problem with heat conducting vertically. The analytical solution of
the temperature T on the top surface of the PCB board can be obtained
through
T = Tc + P ·R (3.12)
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Figure 3.4: Two-layered PCB: (a) geometry, (b) temperature varying with
convection coefficients.
where Tc is the ambient temperature, P is the heat source, and R is the
overall thermal resistance of the PCB board with the conduction resistance
and the convection resistance in parallel to each other. The variation of the
temperature on the top layer with different convection coefficients from both
the simulation and analytical solution is plotted in Fig. 3.4(b).
As a further verification, the same structure as shown in Fig. 3.4(a) is
considered and the planar dimension of the board is changed to 10×5 cm2
and the thicknesses of the copper and the dielectric layers to 36 µm and
350 µm, respectively. Voltage source is attached on one end of the top copper
plane. Voltage distributions and temperature profiles of the top layer with
and without Joule heating effect are compared with those in [31] and shown
in Fig. 3.5.
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Figure 3.5: Electrical-thermal co-simulation of two-layered PCB: (a)
voltage distribution and (b) temperature profile.
3.3 FETI-Enabled Parallel Computing
In this section, the parallel implementation of FETI in the electrical-thermal
co-simulation using the Message Passing Interface (MPI) is achieved. The
efficiency of FETI with multiple processors is demonstrated with numerical
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(a)
(b)
(c)
Figure 3.6: Voltage distribution at z = 30 µm of two-layered of TSV array:
(a) the geometry of the two-layered TSV array, (b) IR Drop (unit in V)
without considering Joule heating, and (c) IR Drop (unit in V) with Joule
heating.
examples. All computations are performed with Intel Xeon 2.67 GHz hex-
core processors.
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(a)
(b)
(c)
Figure 3.7: Voltage distribution at z = 390 µm of a 12-layered TSV array:
(a) the geometry of the 12-layered TSV array, (b) IR Drop (unit in V)
without considering Joule heating, and (c) IR Drop (unit in V) with Joule
heating.
3.3.1 Two-Layered TSV Array
Consider the two-layered TSV array in Fig. 3.6(a). It is used to investigate
the parallel efficiency of FETI with MPI. In Fig. 3.6(a), the copper-filled
TSV has radius 8 µm and height 30 µm. The thickness of the copper plane
is 5 µm. The separation between two neighboring TSVs is 30 µm along the
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x -axis and 34 µm along the y-axis, both of which are measured between the
centers of the vias. Assume that the bottom surface of the copper plane
has constant temperature 313 K and is exposed to convection cooling with
ambient temperature of 293 K and the convective heat transfer coefficient is
10 W/m2K. Voltage of 1.2 V is applied on the upper edge of the lower plane.
Loads of 40 Ω are connected through the vias on the top layer. This example
has a total of 2.03 million DOFs.
Table 3.1: Speed-up of FETI with MPI
Total Number of DOFs: 2.03× 106
Number of processors 4 8 16 32
Number of subdomains 4 8 16 32
Number of DOFs per subdomain 5.1× 105 2.6× 105 1.4× 105 6.4× 104
Total computation time (seconds) 166.74 64.04 26.76 14.70
Table 3.2: Unit-load-per-processor parallel effieciency of FETI with MPI
Total number of DOFs 2.6× 105 5.1× 105 1.0× 106 2.0× 106
Number of processors 4 8 16 32
Number of subdomains 4 8 16 32
Total computation time (seconds) 13.30 14.05 13.85 14.70
First, we explore the trend of the reduction in computation time with the
increase in the number of processors. Four cases are generated for compar-
ison where the entire structure is broken into 4, 8, 16, and 32 subdomains,
respectively. Each subdomain is assigned to one processor. The computation
time of all four cases is recorded in Table 3.1. The speed-up is defined as
the ratio of the computation time of two different cases. It is observed that
when the number of processors is doubled from 4 to 8, a speed-up of 2.6 is
achieved. The reason that the speed-up is larger than 2 lies in the factoriza-
tion of the subdomain matrices; in the case of 4 subdomains, the time taken
to factorize the matrix is far more than twice of that for the case of 8 sub-
domains. It is also observed that when the number of processors is doubled
from 16 to 32, the speed-up is 1.82, which is less than 2. This is because
with the increased number of subdomains, the size of the interface problem
and the time consumed in communication over different processors increase
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accordingly. In this investigation, by continuously doubling the number of
processors from 4 to 32 while maintaining the size of the problem, speed-up
around 2 is achieved. This is due to the high scalability of FETI.
The second investigation of parallel efficiency is carried out based on the
idea of unit load per processor where the number of DOFs assigned to in-
dividual processors is kept the same. There are 32 columns of vias along
the x -axis. Each column of vias forms one subdomain and is assigned to one
processor. Four cases are generated for comparison; the sizes of the problems
and the computation time are recorded in Table 3.2. It is observed that the
four cases of different numbers of DOFs take relatively the same amount of
computation time. From the case of four subdomains to the case of 32 sub-
domains, the total number of DOFs is increased by eight times whereas the
computational time has only an increment of 1.4 seconds. It can be drawn
from Table 3.2 that the FETI-enabled parallel implementation with MPI is
capable of solving a large-scale problem with a similar amount of time to
that of a much smaller problem by simply employing more processors.
The voltage distributions at z = 30 µm with and without Joule heating
effect are depicted in Figs. 3.6(b) and 3.6(c): without considering Joule heat-
ing, the voltage drop on the plane of z = 30 µm is 7 mV; with Joule heating,
the voltage drop is 9 mV; the thermal effect on the voltage drop is 28.57%.
As a reference, this two-layered TSV array problem is solved with FEM di-
rectly by the direct solver in Intel MKL PARDISO; the computation time
is 573.65 seconds with one processor and 352.35 seconds with 12 processors
where the 12 processors are used by Intel MKL PARDISO at the stage of
solving the linear system.
3.3.2 Twelve-Layered TSV Array
In this section, a 12-layered TSV array shown in Fig. 3.7(a) is used to demon-
strate the overall performance of FETI with MPI. The dimensions of vias and
the planes are identical to that in Fig. 3.6(a) except that the array in each
layer has the size of 10×32. Resistive loads of 10 Ω are connected through
vias on the top layer. The entire structure is divided into 32 subdomains
with a total number of 4.1 million DOFs. The number of processors applied
in this example is 32 and the total computation time is 28.39 seconds. The
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voltage distributions at z = 390 µm with and without the consideration of
Joule heating are depicted in Figs. 3.7(b) and 3.7(c), where a voltage drop
due to the thermal effect can be observed.
3.4 Three-Dimensional Power Delivery
A three-dimensional power delivery generally consists of global and local
power distribution networks. The global network is responsible for delivering
power to different IC strata and the local network feeds the power to devices
in each IC stratum [38, 39, 40, 41]. In this section, large-scale local and global
power delivery are taken as examples to explore their voltage distributions
and fluctuations with Joule heating and the efficiency of cooling systems.
3.4.1 On-Chip Power Grid
Figures 3.8(a) and 3.8(b) show a section of the on-chip power grid. Power
and ground come in pairs and there are 24 pairs in total along the x -direction.
The detailed information on the dimensions other than those illustrated in
Fig. 3.8(b) includes: the cross-sectional area of the line of power and ground
is 1 µm×1 µm; the separation between the power and ground line in each pair
is 1 µm; the height of vias is 2 µm. The copper-made power grid is immersed
in the silicon substrate. Heat sink and air cooling convection boundary are
attached on the top and the bottom of the structure, respectively. The
supply voltage is attached to the power lines on the bottom of the power grid.
Voltage drops measured on the top of the power grid with different cooling
temperatures of the heat sink and the air convection cooling are depicted in
Fig. 3.9(a). With the load impedance remaining the same, the higher voltage
drop over the interconnect should be observed in the case of the higher supply
voltage, which is demonstrated in Fig. 3.9(a). Besides, based on the slopes
of the four lines in Fig. 3.9(a), the voltage drop in the case of the higher
supply voltage tends to be more sensitive with respect to the efficiency of
the cooling system. Another issue to be addressed based on this analysis of
the on-chip power grid is the relation between the thermal impact on the
voltage drop and the supply voltage as shown in Fig. 3.9(b). In Fig. 3.9(b),
the voltage drop at the room temperature of 25 ◦C corresponding to each
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(a)
(b)
Figure 3.8: On-chip power grid from (a) the three-dimensional view and (b)
the top view (vias are marked in red). Note only a section of the power grid
under investigation is shown in Fig. 3.8.
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Figure 3.9: Electrical-thermal co-simulation results of the on-chip power
grid in Fig. 3.8: (a) voltage drop versus cooling temperature and (b)
thermal impact on the voltage drop.
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individual supply voltage is taken as the reference. As in the four cases of
different supply voltages, the resistivity shares the same linear dependency on
temperature, the four curves are expected to overlap with each other which
is shown in Fig. 3.9(b).
It is worth mentioning that the spatial discretization to the on-chip power
grid results in a total number of 1.29 million unknowns, which is divided
into 12 subdomains with each paired up with one processor. With the 12
processors computing in parallel, it takes 56.5 seconds to obtain the voltage
distributions for a single iteration of the electrical-thermal co-simulation.
3.4.2 Redistribution Layer
Figure 3.10 shows an example of the redistribution layer (RDL). RDL gener-
ally consists of vias and horizontal traces and is used in the flip-chip assembly
as interconnects between different functional layers. The details of the di-
mensions of the RDL in Fig. 3.10 are: the diameter and the height of the
copper via are 40 µm and 120 µm, respectively; the via pitch is 60 µm; the
length, the width, and the thickness of the horizontal copper traces are 450
µm, 60 µm, and 4 µm, respectively; the transition at the center of the traces
has a length of 50 µm; vias are immersed in the silicon substrate. The entire
structure is divided into 60 subdomains with each domain consisting of one
trace, two power vias, and two ground vias. Air convection cooling and heat
sink are attached to the substrate on each end of the traces.
The total number of unknowns to be solved is 2.03 million. With a total
number of 60 processors, the computation time of one iteration of the electri-
cal analysis is 14.66 seconds. The residual tolerance of solving the interface
problem generated by FETI is set as 10−5 and it takes four iterations to
converge in a single iteration of the electrical analysis.
The voltage difference between the two power vias varies. The voltage drop
due to the thermal effect is plotted in Fig. 3.11. It is worth mentioning that
the voltage drop is measured along the horizontal traces. Results obtained
from the conventional FEM is plotted in the same figure for comparison.
With the cooling temperature set at 313 K and the voltage difference between
the two power vias set as 0.8 volt, it takes 12 iterations for the electrical-
thermal co-simulation to converge when the residual error drops below the
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Figure 3.10: Redistribution layer.
predefined tolerance of 10−4. It can be seen from Fig. 3.11 that as the
temperature increases from 313 K to 333 K the voltage along the horizontal
traces decreases. This indicates that the vias are more vulnerable to the
thermal effect rather than the horizontal traces in this example.
3.4.3 Global Power Delivery
In Fig. 3.12(a), four layers of on-chip power grid, each having a dimension of
512×1536×4 µm3, stack up and connect to each other with TSVs (copper)
and solders (carbon steel). The current starts from the solder at the bottom,
flows through the vias in the Si interposer, to the micro-solders, and is drawn
into the on-chip power grid. Heat sink and air cooling convection boundary
are attached on the top and the bottom of the structure, respectively. Assume
that the heat sink has the temperature of 40 ◦C and air cooling functions
at the room temperature of 25 ◦C. Three floorplans shown in Figs. 3.12(b)-
3.12(d) are applied where the red is set to be 0.9 V and the blue to 0.5 V.
It is worth mentioning that in Figs. 3.12(b) and 3.12(c), the via pitch is 128
µm and in Fig. 3.12(d), it is changed to 80 µm.
The number of unknowns resulting from the spatial discretization is 1.21
million. With FETI, the computational domain is divided into 12 subdo-
mains and handled by 12 processors in parallel. It takes 72.1 seconds to cal-
culate the voltage distribution for a single iteration in the electrical-thermal
co-simulation. It is worth mentioning that this example has a much larger
interface problem to be solved than the one for the on-chip power grid in the
Section 3.4.2, which also explains that with the similar number of unknowns,
the same number of subdomains, and the same number of processors, it takes
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Figure 3.11: Thermal effect in the redistribution layer with different cooling
temperatures and voltage between power vias.
longer time to solve this example of the global power network.
The voltage distributions under the three different floorplans at the second
layer to the bottom are shown in Fig. 3.13. It can be observed that Floorplan
C produces the most uniform voltage distribution with the smallest difference
between the maximum and the minimum, whereas Floorplan B delivers the
highest voltage among the three types of floorplans.
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(a)
(b)
(c)
(d)
Figure 3.12: Global power delivery network (a) and three different floor
plans, namely, (b) Floorplan A, (c) Floorplan B, and (d) Floorplan C.
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Figure 3.13: Voltage distributions on the top of the power grid of the
second stratum to the bottom under (a) Floorplan A, (b) Floorplan B, and
(c) Floorplan C.
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CHAPTER 4
TRANSIENT ELECTRICAL-THERMAL
CO-SIMULATION FOR 3-D POWER
DISTRIBUTION NETWORKS
4.1 Problem Statement
In a three-dimensional (3-D) power distribution network (PDN), on-chip
power grids of multiple dies form a vertical stack-up through micro-bumps
and through-silicon vias (TSVs). The minimum diameter of a TSV can be 1-2
µm in 2011-2014 and 0.8-1.5 µm in 2015-2018 [26]. The continuous integra-
tion challenges the design of the power distribution network in many aspects.
It causes the increase of the power density as interconnects consume about
50% of the microprocessor power in the 130-nm technology node (in the year
2002) [1]. The high power density exacerbates the thermal issues and re-
sults in very high temperature, which in turn degrades the performance of
both transistors and interconnects. Additionally, the unintentional variance
in the voltage drops associated with the temperature rise has to be taken
into account especially with the lowering supply voltage and the reducing
noise margin; otherwise it may prevent the transistors from switching states
and causes circuits failures [24], [25]. Moreover, the continuous integration
induces a large amount of current flowing through the interconnects, which
may suffer from significant electromigration [42]. Because of the temperature-
dependent material properties, the electrical-thermal co-simulation [3] has to
address all the aforementioned issues simultaneously.
In Chapter 3, electrical-thermal co-simulation has been developed to an-
alyze the static voltage drops with the finite element method in [43]. The
dynamic variance in the supply voltage not only leads to high temperature
but also produces a large temperature gradient. Therefore, it is critically im-
portant to understand the transient electrical-thermal behaviors of the power
distribution networks. In this chapter, we develop the electrical-thermal co-
simulation in the transient regime based on the finite element method (FEM)
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Figure 4.1: Three-dimensional power delivery network with through-silicon
vias.
[10] for its capability of modeling complex circuit geometries and materials
[44], [45].
As we know, the distribution of the power has to be designed globally over
the entire power distribution network. In the real world, the power distribu-
tion network may involve a large-scale on-chip power grid connected through
massively coupled TSVs to the arrays of solder bumps, a portion of which
is shown in Fig. 4.1. Accordingly, it is desired that the co-simulation is not
limited on a single via [46] or device [47] but extended to solve large-scale
problems. To deal with large-scale problems, we introduce a domain decom-
position scheme called the finite element tearing and interconnecting (FETI)
[14], [35]. The FETI algorithm is highly parallelizable in nature [17] and its
parallel computing attains a very efficient co-simulation in the time domain,
through which we can simulate the transient electrical-thermal behaviors of
large-scale power distribution networks including on-chip power grids, solder
bump arrays, and TSV-based power distribution network. With the obtained
transient behaviors, we are able to detect the localized overheating and to
insure the voltage drops fluctuate within design specifications. We can also
investigate the impacts of different types of input pulses, power maps, and
via pitches on the design of a PDN.
4.2 Electrical-Thermal Co-Simulation
In this section, the implementation of the electrical-thermal co-simulation is
described, followed by the verification with two numerical examples.
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4.2.1 Formulation with the Finite Element Method
The continuity of the electric charge can be expressed by
∇ ·
(
~J +
∂ ~D
∂t
)
= 0 (4.1)
and the conduction current ~J is in the form of
~J = σ ~E (4.2)
where σ is the conductivity of the materials. The constitutive equation of a
dielectric medium can be written as
~D =  ~E (4.3)
where  is the permittivity of the materials. For completeness, the displace-
ment current representing the capacitive effect is included in the formulation.
The electric field ~E can be written in terms of the electric potential φ as
~E = −∇φ (4.4)
With Equations (4.1) to (4.4), one obtains the governing equation of the
electrical analysis
∇ · ∇∂φ
∂t
+∇ · σ∇φ = 0 (4.5)
The boundary conditions associated with the electrical analysis include the
Dirichlet boundary
φ = φd (4.6)
and the impedance boundary of an external load
nˆ · σ∇φ = φ
RS
(4.7)
whereR and S are the resistance and the cross-sectional area of the impedance
boundary, respectively.
The governing equation associated with the transient heat conduction in
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a three-dimensional solid body is
ρc
∂T
∂t
= ∇ · κ∇T +Q (4.8)
where ρ is the density of the materials, c is the specific heat, κ is the thermal
conductivity, and Q is the volumetric heat generation. The corresponding
boundary conditions associated with the transient thermal analysis includes
the Dirichlet boundary
T = Td (4.9)
and the air convection boundary
nˆ · κ∇T = −h(T − Ta) (4.10)
where h and Ta are the convective heat transfer coefficient and the ambient
temperature, respectively.
Applying Galerkin’s method to Equation (4.8), one obtains
[CT ]
{
T˙
}
+ [KT ] {T} = {fT} (4.11)
where [CT ] is the damping matrix and [KT ] is the stiffness matrix. The
matrices and vectors can be written as
[CT ]i,j =
∫
V
ρcNiNjdV (4.12)
[KT ]i,j =
∫
V
κ∇Ni · ∇NjdV +
∫
Ωc
hNiNjdΩ (4.13)
{fT}i =
∫
V
QNidV +
∫
Ωc
hTaNidΩ (4.14)
where Ni represents the interpolating function such that
T =
n∑
i=1
NiTi (4.15)
For the temporal discretization, the backward difference is used
T˙ =
T (t)− T (t−∆t)
∆t
+O(∆t) (4.16)
which yields an unconditionally stable system, regardless of the size of ∆t
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[10]. The spatial and temporal discretizations to Equation (8.2) in the elec-
trical analysis follow similar procedures.
Table 4.1: Material properties of metal
Electrical
conductivity
(S m−1)
Temperature
coefficient
(K−1)
Thermal
conductivity
(W m−1K−1)
Density
(kg m−3)
Specific heat
capacity
(J kg−1K−1)
Aluminum 5.98× 107 3.9× 10−3 400 8.7× 103 385
Copper 3.77× 107 3.9× 10−3 160 2.7× 103 900
Nickel 1.43× 107 6.0× 10−3 91 8.9× 103 440
Solder 6.67× 106 4.2× 10−3 50 9.0× 103 150
Table 4.2: Material properties of dielectric
Relative
permittivity
Thermal
conductivity
(W m−1K−1)
Density
(kg m−3)
Specific heat
capacity
(J kg−1K−1)
Substrate 12.1 Equation (8.32) 2.3× 103 703
Insulation 4.2 Equation (8.33) 2.2× 103 730
Underfill 2.1 Equation (8.33) 2.2× 103 703
The electrical and thermal analyses are coupled through the dissipated
power and the temperature-dependant material properties. The dissipated
power that provides the source for Joule heating can be written as
Pjoule = J ·E = σE2 (4.17)
and the material properties involved in the chapter are listed in Tables 4.1
and 4.2 for metal interconnects and dielectrics, respectively. The electrical
conductivity in Table 4.1 is given at room temperature. The temperature-
dependent resistivity of metal interconnects can be written as
ρ = ρ0 [1 + α(T − T0)] (4.18)
where ρ0 is the resistivity at temperature T0 and α is the temperature co-
efficient of the metal interconnects. The temperature-dependent thermal
conductivity of the silicon substrate is given in [48] as
κSi = 2.475× 105 T−1.3 (273K ≤ T ≤ 1000K) (4.19)
38
Both the insulation layer attached to the TSVs and the underfill surround-
ing the solder bumps are considered as silicon dioxide and its temperature-
dependent thermal conductivity is found in [47] as
κSiO2 = 1.02278 + 0.00121 T (273K ≤ T ≤ 600K) (4.20)
4.2.2 Model Verification
Two examples are used to verify the proposed co-simulation model: one is
the on-chip power grid in Fig. 4.2 and the other is the solder bump array in
Fig. 4.4. Results obtained through COMSOL Multiphysics [49] are used as
reference solutions.
On-Chip Power Grid
Figure 4.2 shows two segments of a on-chip power grid, which consists of
three metal layers (M1, M2, and M3). All three metal layers are immersed
in the silicon substrate. The width (a sub) and the length (b sub) of each
segment are 80 µm and 50 µm, respectively. The detailed dimensions of
the three metal layers are labeled in Fig. 4.2(b): the width (a M1) and the
thickness (b M1) of M1 are 3 µm and 1 µm, respectively; both the width
(a M2) and the thickness (b M2) of M2 are 1 µm; the width (a M3) and the
thickness (b M3) of M3 are 3 µm and 1 µm, respectively; the via connecting
M1 to M3 has a height of 6 µm; the via connecting M1 to M2 has a height
of 3 µm; the cross-section of the via is 1×1 µm2. All three metal layers are
made of copper. A Gaussian pulse in the form of
f(t) = f0e
−(t− t0)2/τ 2 (4.21)
with f0 = 0.8 V, t0 = 80 ns, and τ = 30 ns is launched into the on-chip power
grid through terminals 1 and 2 as labeled in Fig. 4.2(a), whereas terminals 3
and 4 are ground. It is worth mentioning that f0 is the peak voltage, t0 is the
position of center of the peak, and τ controls the pulse width. The maximum
temperature in the structure is depicted in Fig. 4.3(a) as a function of time,
and the power dissipation is shown in Fig. 4.3(b), both of which match very
well with those obtained through COMSOL Multiphysics.
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(a)
(b)
Figure 4.2: Two segments of a on-chip power grid: (a) 3-D view and (b)
side view.
Solder Bump Array
Figure 4.4 shows a solder joint array. The electrodes are made of nickel,
which are immersed in solders and connected through the copper-made re-
distribution layer. The detailed information of the solder joint array is: the
radius (r bump) and the height (h bump) of the solder bump are 30 µm and
40 µm, respectively; the length (a electrode) and thickness (t electrode) of
the electrode are 20 µm and 10 µm, respectively; the width (a trace), length
(b trace), and thickness (t trace) of the trace are 60 µm, 220 µm, and 5 µm,
respectively. The width (a underfill) and length (b underfill) of the underfill
are 160 µm and 320 µm, respectively. A rectangular pulse with the rising
time of 20 ns and the falling time of 20 ns is sent into the structure through
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Figure 4.3: On-chip power grid: (a) maximum temperature occurring in the
structure and (b) power dissipation of the structure.
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Figure 4.4: Geometry of a solder joint array.
terminal 2, which is labeled in Fig. 4.4, whereas terminals 1 and 3 are ground.
The maximum and minimum of the rectangular pulse are 1.2 V and 0.2 V,
respectively. The maximum temperature matches well with that obtained
through COMSOL Multiphysics as shown in Fig. 4.5.
4.3 Efficiency Enhancement
The transient electrical-thermal co-simulation can be very computationally
intensive: the time-marching procedures require fine time steps to accurately
depict the transient behaviors of the system under given excitations; within
each time step, it involves several Newton-type iterations to solve the nonlin-
ear problem; and a single Newton-type iteration solves linear systems from
both electrical and thermal analyses. In this section, we incorporate FETI
into the transient co-simulation to enable parallel computing with multiple
processors, which significantly reduces the computation time.
4.3.1 Verification of the Incorporation of FETI
The same on-chip power grid in Fig. 4.2 is used to verify the implementation
of FETI. The Gaussian pulse involved in this example is in the form of
Equation (4.21) with τ = 20 ns. The maximum temperatures obtained
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Figure 4.5: Maximum temperature in the solder joint array.
through FETI with two subdomains and COMSOL Multiphysics are depicted
in Fig. 4.6(a). Another example uses the same solder bump array in Fig. 4.4
with the rising time of the rectangular pulse changed from 10 ns to 20 ns. The
maximum temperatures obtained through FETI with three subdomains and
FEM are depicted in Fig. 4.6(b). Both examples show excellent agreement
and hence verify the incorporation of FETI into the transient co-simulation.
4.3.2 Parallel Efficiency Demonstration
The implementation of FETI consists of three steps: tearing, interconnecting,
and recovering subdomain solutions. In the step of tearing, individual sub-
domains have the corresponding system matrix and excitation vector assem-
bled and the system matrices factorized, which are completely independent
to each other. The interconnecting step solves the interface system with the
BiCGSTAB method, which consists of a series of matrix-vector products.
Subdomains contribute to their own portion of the matrix-vector product
and acquire the remaining portion through communication with other sub-
domains. The interconnecting step can be carried out completely in parallel
except for the communication among subdomains. In the step of recover-
43
0 5 0 1 0 0 1 5 0 2 0 0
0 . 0
0 . 5
1 . 0
  V o l t a g e  C O M S O L  F E T I
T i m e  ( n s )
Vo
ltag
e (V
)
2 9 0
3 0 0
3 1 0
3 2 0
Tem
per
atu
re (
K)
(a)
0 2 0 4 0 6 0 8 0 1 0 00 . 0
0 . 4
0 . 8
1 . 2  V o l t a g e  ( V ) F E M F E T I
T i m e  ( n s )
Vol
tag
e (V
)
2 9 0
3 0 0
3 1 0
3 2 0
Tem
per
atu
re (
K)
(b)
Figure 4.6: Verification of the implementation of FETI: (a) maximum
temperature in the on-chip power grid in Fig. 4.2 with τ=20 ns and (b)
maximum temperature in the solder bump array in Fig. 4.4 with the rising
time of 20 ns.
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Figure 4.7: On chip power grid consists of 32 segments, each of which has
detailed geometrical information in Fig. 4.2(b).
ing, each subdomain utilizes its own boundary condition with the obtained
Lagrange multipliers, independently and completely in parallel. The demon-
stration of the parallel efficiency is based on the idea of unit load per pro-
cessor, under which the number of DOFs assigned to individual processors
is kept the same. All computations are performed with Intel Xeon 2.67-GHz
hex-core processors.
The on-chip power grid shown in Fig. 4.7 is taken as the example to
demonstrate the parallel efficiency of FETI. Four cases are generated for
comparison, namely, the power grids consisting of 4, 8, 16, and 32 segments.
The computation time taken by factorization and four different time steps
is recorded in Table 4.3. The total number of time steps remains 100 for all
four cases. It is observed that as the total number of DOFs increases from
1.8 × 105 to 1.5 × 106, the total computation time holds almost the same
when the number of processors is increased from 4 to 32. The slight increase
in the computation time is due to the necessary communication among the
processors during the step of interconnecting. It can be drawn from Table
4.3 that the FETI-enabled parallel computing is capable of solving a very
large-scale problem with a similar amount of time to that of a much smaller
one by simply employing proportionally more processors.
4.4 Transient Electrical-Thermal Behaviors of PDNs
In this section, we characterize the transient electrical-thermal behaviors of
various types of PDNs including large-scale on-chip power grid, solder bump
arrays, and TSV-based PDN. With the 3-D co-simulation, we are able to
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Table 4.3: Unit-load-per-processor parallel effieciency of FETI with MPI
Total number of DOFs 1.8× 105 3.6× 105 7.3× 105 1.5× 106
Number of processors 4 8 16 32
Number of subdomains 4 8 16 32
Factorization in electrical analysis (sec) 7.2 6.8 7.2 7.1
Factorization in thermal analysis (sec) 7.2 7.1 7.1 7.2
1st time step (sec) 5.1 5.1 5.4 5.5
20th time step (sec) 12.9 13.7 14.3 16.6
50th time step (sec) 13.0 14.5 15.4 17.6
90th time step (sec) 10.3 10.3 12.7 12.7
Total computation time (min) 19.0 20.3 22.5 24.8
visualize the thermal hot spots and depict the fluctuation of the voltage
drops. We also investigate the impacts on the electrical-thermal behaviors
from different types of voltage pulses, power maps, and via pitches.
4.4.1 On-Chip Power Grid
In the Section 4.3, we demonstrated the parallel efficiency of FETI using the
example of the on-chip power grid shown in Fig. 4.7. Here, we analyze the
transient thermal behaviors of the on-chip power grid under various types of
input and the corresponding thermal impact on the voltage drops. Temper-
atures and voltages at five points (from A to E as marked in Fig. 4.2(a)) in
each segment are recorded. Points B and D are located at the two ends of
the vias connecting M1 and M2, whereas points C and E are located at the
two ends of the vias connecting M1 and M3. The notation A2 is adopted as
a reference to point A of the second segment in Fig. 4.7.
Non-Uniform Temperature over Vias
A Gaussian pulse defined by Equation (4.21) with f0 = 0.8 V, t0 = 80 ns,
and τ = 40 ns is used as the input. Even though the height of the via BD is
only 3 µm, a large temperature variance is observed. As shown in Fig. 4.8(a),
the temperance difference over the via BD in segment 2 can be as large as
13.4 K, and that over the via BD in segment 7 is 10.7 K in maximum. The
non-uniform temperatures over the vias are the potential causes of structural
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Figure 4.8: Temperatures at two ends of (a) via BD and (b) via CE.
47
failures. As the via CE is placed further away from the injected Gaussian
pulse where Joule heating is less severe, the temperature difference over the
via CE is much smaller than that over the via BD. As shown in Fig. 4.8(b),
the temperance difference over the via CE in both segments 2 and 11 is less
than 2 K. Figure 4.9 captures the temperature profiles at the plane z = 52 µm
at four instances, 55 ns, 77 ns, 99 ns, and 121 ns. The thermal hot spots
are found at the via BD and part of M1. The temperature at the hot spots
reaches its maximum around 100 ns.
Impact of the Pulse Width
Gaussian pulses of width τ = 20 ns and τ = 40 ns are launched into the
on-chip power grid to investigate the corresponding impact on the transient
thermal behaviors. The other parameters of the Gaussian pulses remain as
f0 = 1.0 V and t0 = 80 ns. Temperatures at points D2 and D8 are recorded
and depicted in Fig. 4.10(a). When the pulse width is reduced from 40 ns to
20 ns, less energy is injected to the system within the same period and the
peak temperature is lowered down by 8 K as can be seen from Fig. 4.10(a).
The voltage drops at points B, C, D, and E of segments 2, 8, and 12 under
both types of pulse widths are recorded. The differences in voltage drops
resulted from the variance in the pulse width are depicted in Fig. 4.10(b). It
shows that the pulse width variance causes 6 mV difference in voltage drop
at point B2 and around 7 mV at point D2.
Impact of the Pulse Rising Time
Two rectangular pulses of different rising time are injected into the system.
One pulse rises at 10 ns and the other one rises at 20 ns, both of which reach
1.2 V at 40 ns. Both pulses fall at 60 ns, reach 0.2 V at 80 ns, and remain as
0.2 V throughout the rest of the time. The transient thermal behaviors at
points D2 and D8 are depicted in Fig. 4.11(a). The rising time does not affect
the temperature gradient because the slope of the rising temperature remains
the same regardless of the rising time as shown in Fig. 4.11(a). However, the
difference in the rising time does impact the peak temperature; for the pulse
rising at 10 ns, more energy is injected to the system, which results in a
higher temperature rise. The voltage drops associated with the temperature
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(a)
(b)
(c)
(d)
(e)
Figure 4.9: Temperature profiles of plane z = 52 µm of the on-chip power
grid at four instances (a) 55 ns, (b) 77 ns, (c) 99 ns, (d) 121 ns, and (e)
colormap.
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Figure 4.10: Impact of the pulse width on (a) temperature and (b) voltage
drop.
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Figure 4.11: Impact of the pulse rising time on (a) temperature and (b)
voltage drop.
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Figure 4.12: Solder bump array of 32 columns.
rise is shown in Fig. 4.11(b).
4.4.2 Solder Bump Array
The second example is a solder bump array of 32 columns as shown in Fig.
4.12. In each column, the electrodes are immersed in solder bumps, which are
connected through redistribution layers from both the top and the bottom.
The dimensions of the solder bump array in each column are specified in Fig.
4.4: the radius (r bump) and the height (h bump) of the solder bump are
17 µm and 12 µm, respectively; the length (a electrode) and the thickness
(t electrode) of the electrode are 10 µm and 10 µm, respectively; and the
width (a trace), length (b trace), and thickness (t trace) of the trace are
30 µm, 112 µm, and 3 µm, respectively. The width (a underfill) and the
length (b underfill) of each segment of the underfill are 74 µm and 156 µm,
respectively. In each column, power and ground are applied to the surfaces
of the bottom RDL where the ground is attached to the middle one and
power is attached to the ones on the sides. Heat sink and air convection
cooling are applied to the two sides of the solder bump array. The ambient
temperature is chosen as 293 K and the convection cooling coefficient is 10
W/m2K. Temperatures and voltages at three point, A, B, and C, as shown
in Fig. 4.12 are recorded.
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(a)
(b)
Figure 4.13: Temperature profile of (a) the top surface and (b) the cross
section of column 20 in the solder bump array at t = 173 ns.
Thermal Hot Spots on the Top RDL
Figure 4.13 shows the temperature distribution of the solder bump array at
173 ns. As can be seen, the thermal hot spots occur at traces belonging to
the top RDL and at the junctions between the top RDL and the bumps.
As the electrical inputs are applied to the bottom RDL, the electric current
crowds at the junctions between the solder bumps and the top RDL. The
current crowding causes localized overheating. Even though points A and
C are both on the top RDL, temperature at point C is higher than that at
point A due to the presence of the additional trace near point C which sets
a discontinuity along its the current path and causes the current crowding.
Impact of the Pulse Width and Magnitude
Gaussian pulses of different widths and magnitudes are applied to the solder
bump array. Figure 4.14 shows the temperatures at point A24, B24, A30,
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Figure 4.14: Temperature at point A and B in columns 24 and 30 of the
solder bump array.
and B30 with the applied Gaussian pulse of peak magnitude of 1.0 V and 1.2
V, respectively. It is worth mentioning that A24 refers to point A of column
24 with column index increasing along the positive z-axis. It can be seen
from Fig. 4.14 that even though point A and B share the same distance to
both power and ground, temperature at point A is higher than that at point
B since the extra trace near point B provides additional current paths and
alleviates the current crowding and the corresponding Joule heating. It is
also worth mentioning that instead of dropping quickly as the on-chip power
grid in Fig. 4.8, the temperature on the top RDL stays flat above 300 K at
the steady state. This is because the electrical input provides really high
power as it passes through the solder bump array.
Temperatures at point A16 are depicted in Figure 4.15(a) under various
types of pulses. By reducing the pulse width by 10 ns, a temperature decrease
of more than 15 K is achieved. Reducing the pulse width by 10 ns or lowering
the peak magnitude by 0.2 V have similar effects on the temperature decrease.
Figure 4.15(b) shows the variances in the voltage drops with the pulse width
reducing from 30 ns to 20 ns.
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Figure 4.15: Impact of the pulse width and magnitude on (a) temperature
at A16 and (b) voltage drops at A1, B1, A30, and B30 in the solder bump
array.
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Figure 4.16: TSV-based power distribution network.
4.4.3 TSV-Based Power Distribution Network
Figure 4.16 shows a TSV-based PDN where the on-chip power grid are con-
nected to a TSV array through landing pads. The on-chip power grid consists
of two layers of metal, and the cross-sectional dimension of the metal is 1×1
µm2. The vias connecting the two metal layers have the dimension of 1×1×3
µm3. The landing pads, immersed in the inter-metal layer, have the dimen-
sion of 1×1×3 µm3. The radius and the height of the TSV are 1.5 µm and
8 µm, respectively. The insulation layer surrounding the metal-filled via has
a thickness of 0.5 µm. The metal layers in the on-chip power grid, the land-
ing pads, and the vias are all made of copper. Both power and ground are
attached to the bottom surface of the TSVs. The ambient temperature is
chosen as 293 K and the convection cooling coefficient is 10 W/m2K. There
is a total number of 32 columns of TSVs. Temperatures and voltages at
five points as marked in Fig. 4.16 are recorded: point A is on the top metal
layer of the on-chip power grid; point B is the on the via that connects the
two metal layers; point C is on the bottom metal layer of the on-chip power
grid; point D is on the landing pad; and point E is on the TSV. Also in
Fig. 4.16, terminals on four vias are highlighted to differentiate the types of
power maps. Three types of power maps are used in the example: PGPG,
power on terminals 1 and 3 and ground on terminals 2 and 4; PPGG, power
on terminals 1 and 2 and ground on terminals 3 and 4; PGGP, power on
terminals 1 and 4 and ground on terminals 2 and 3.
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Figure 4.17: Temperature at point C, D, and E in column 16.
Figure 4.18: Thermal hot spots on the landing pad.
Thermal Hot Spots on Landing Pad
With the power map of PGPG, a Gaussian pulse defined by Equation (4.21)
with f0 = 0.5 V, t0 = 80 ns, and τ = 30 ns is sent into the structure. The
temperatures at points C, D, and E of column 24 are depicted in Fig. 4.17.
It can be seen that the thermal hot spot occurs on the landing pad. Because
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Figure 4.19: Temperature at point D24 under various types of electrical
input.
of the mismatch across the junction between the TSV and the landing pad,
current crowding occurs and exacerbates the Joule heating effect, resulting
in the localized overheating at the landing pad. Figure 4.18 captures the
temperature profile on the cross-sectional area of column 12, which clearly
indicates the thermal hot spots on the landing pads.
Impact of the Pulse Width and Magnitude
Gaussian pulses of width 30 ns and 20 ns and peak magnitude 0.5 V and 0.3
V are sent into the TSV-based PDN to examine the corresponding impact
on the electrical-thermal behaviors. Because the landing pad has the most
serious thermal issue, we pick point D24 and depict its transient thermal
behaviors under the various types of pulses. It can be seen in Fig. 4.19 that
by increasing the peak magnitude from 0.3 V to 0.5 V, a temperature increase
of 60 K occurs. With the peak magnitude remaining the same, by reducing
the pulse width from 30 ns to 20 ns, a temperature decrease of 15 K takes
place.
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Figure 4.20: Impact of the power maps on the temperature in column 3 at
(a) points C and D and (b) points A and B.
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Power Maps
With the input pulse and the number of terminals remaining the same, we
adjust the power maps and examine their impact on the electrical-thermal
behaviors. By changing the power map from PGPG to PGGP, a significant
variance in temperature is observed at points C and D as shown in Fig. 4.20.
There are three neighboring grounds for one single power in PGGP, whereas
one power is paired up with one ground in PGPG. The three neighboring
grounds in PGGP provides three possible current paths; the landing pad acts
as a power hub where currents add up before branching out into individual
paths. The huge amount of current added by three current paths exacerbates
the Joule heating at the landing pad in PGGP, which explains the significant
rise in temperature at point D. In contrast, the bottom metal layer, which
used to be the only current path under PGPG, now becomes one of the three
current paths under PGGP; consequently, the Joule heating at point C is
alleviated, which explains the temperature drop in Fig. 4.20(a). By changing
the power map from PGPG to PPGG, temperature rises at points A and
B are observed in Fig. 4.20(b). From PGPG to PPGG, instead of flowing
to the ground in the same column, the current detours and flows to the
grounds in the neighboring columns. This alleviates the Joule heating on the
bottom metal layer but exacerbates that on the top one. The voltage drop
associated with different power maps are explained together with via pitches
in the following.
TSV Pitch
Here, we study the voltage drops under different via pitches and power maps.
To illustrate the findings, we pick two major components in this particular
structure, namely, the landing pad and the TSV. Figure 4.21 shows the
voltage drops over TSVs in columns 3 and 8 under different via pitches and
power maps. The power map PGGP has three current paths, which not
only leads to the most serious Joule heating but also the largest voltage drop
along TSVs. With the same power map, as the TSV pitch is reduced, larger
voltage drops over the TSVs are found. Similar phenomena are observed in
the landing pads. Figure 4.22 shows the voltage drop over the landing pads
in columns 7 and 16 under different via pitches and power maps.
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Figure 4.21: Voltage drop under various power maps and TSV pitches in
over (a) TSV in column 3 and (b) TSV in column 8.
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Figure 4.22: Voltage drop under various power maps and TSV pitches in
over (a) landing pad in column 7 and (b) landing pad in column 16.
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CHAPTER 5
THERMAL-AWARE HIGH-FREQUENCY
CHARACTERIZATION OF LARGE-SCALE
THROUGH-SILICON-VIA STRUCTURES
5.1 Problem Statement
The through-silicon-via (TSV) interconnection technology enables a vertical
stack-up of multiple planar devices. The short vertical interconnect ascribed
to the TSV alleviates the interconnect delay problems; it also shrinks the chip
area and smooths the path toward high packing density [26]. The TSV in-
terconnection technology also finds its application in the 3-D system-on-chip
(SOC), known as the heterogeneous integration, where disparate technolo-
gies of complex materials and processes are unified and accommodated into
a single functional block on the silicon substrate [4], [5].
As the TSV becomes a key component to the 3D integrated circuit (IC)
technology, a deep understanding of the electrical behaviors of the TSVs is
essential in the low-cost and high-yield design. There have been attempts
made to characterize the TSVs or the via-structures based on the lumped cir-
cuit models [50, 51, 52, 53, 54]. With the ever increasing clock frequency and
continuous reduction in the feature size, the physically small TSV structures
can be electrically large such that the full-wave electromagnetic analysis is
preferred to attain certain accuracy [3], [55]. Attempts have also been made
to extract the circuit models based on the measurement [56] or the full-wave
electromagnetic analysis [57], many of which are devised for a single TSV or
a few coupled ones. However, the density of the TSVs can be large in the real
design; and additional loss, noise coupling, and signal distortions have been
imposed to the massively coupled TSV structures by the lossy silicon sub-
strate and the continuous reduction in the via pitch. In order to accurately
predict the electrical behaviors, a large number of TSVs should be addressed
simultaneously [58], [59]. This can be computationally intensive particularly
when the accuracy is emphasized and the full-wave solvers are required. In
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this chapter, we target on the characterization of large-scale TSV structures
by introducing a highly efficient domain decomposition scheme into the full-
wave analysis.
Thermal effect is another issue that should be considered in characterizing
the electrical behaviors of the TSVs. High temperature increases the resistiv-
ity of metal interconnects and reduces the mobility of carriers in the silicon
substrate. It has been demonstrated that the thermal issue is more severe
in the 3D integration with vertical stack-ups than that over a single die [29],
[60]. The adhesive layers in-between the vertically stacked-up dies are gener-
ally of poor thermal conductivity; and the 3D integration again increases the
power density and degrades the temperature spreading. Therefore, thermal
analysis cannot be neglected in nor separated from an accurate prediction
of the electrical behaviors of the TSVs. In this chapter, the high-frequency
characterization and the thermal analysis are coupled through an iterative
manner to achieve electrical-thermal co-simulation.
The proposed electrical-thermal co-simulation in this chapter takes into ac-
count the thermal effects and at the same time is able to deal with large-scale
TSV structures. We implement the co-simulation with the finite element
method (FEM) [10] for its capability of modeling complex circuit geome-
tries and materials [44], [45]. In order to deal with large-scale problems,
we introduce a domain decomposition scheme called the finite element tear-
ing and interconnecting (FETI) method [14], [35]. By utilizing the highly
parallelizable nature of FETI [17] through parallel computing with multiple
processors, we achieve a significant reduction in computation time and are
able to analyze large-scale TSV structures in a highly efficient manner. Var-
ious designs parameters in typical TSV structures such as the TSV array
in the silicon interposer and the TSV daisy chains are investigated with the
proposed co-simulation.
5.2 Electrical-Thermal Co-Simulation
The electrical analysis of the TSV structures starts from solving the vector
wave equation
∇×
(
1
µr
∇×E
)
− k02rE = −jk0Z0J (5.1)
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where r and µr are the relative permittivity and permeability, respectively;
Z0 is the intrinsic impedance of free space; J is the density of the excitation
current source; and k0 is the wavenumber of the field. Because the TSV
structures are generally open or semi-open, absorbing boundary conditions
are used to truncate the open domain into a finite computation domain. The
first-order absorbing boundary condition adopted in this chapter is
1
µr
nˆ× (∇×E) + jk0
√
r
µr
nˆ× (nˆ×E) = 0 (5.2)
The electrical analysis also requires wave ports attached at the port surfaces
to launch incident waves into the TSV structures. The wave port boundary
condition on a port surface denoted as Γ can be expressed as
nˆ×∇×E + P (E) = U (5.3)
in which
P (E) =
∞∑
m=1
1
jωµκm
(γm~etm +∇ezm) (5.4)∫
Γ
E · (γm~etm +∇ezm)dΓ (5.5)
U = nˆ×∇×Einc + P (Einc) (5.6)
where
κm =
j
ωµ
∫
Γ
(γm~etm · ~etm + ~etm · ∇tezm)dΓ (5.7)
~etm and ezm are the transversal and longitudinal components of the modal
electric fields, respectively, and γm is the propagation constant.
The thermal analysis starts with solving the Poisson equation
∇ · k∇T = −Q (5.8)
where k is the thermal conductivity, T is the temperature distribution, and
Q is the volumetric heat generation. The isothermal boundary Γc is define
as
T = Tc (5.9)
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and the convection boundary Γconv is defined as
k
∂T
∂n
= −h(T − Ta) (5.10)
where h and Ta are convective heat transfer coefficient and ambient temper-
ature, respectively.
The electrical and the thermal analyses are coupled through the dissipated
power and the temperature-dependant material properties as shown in Fig.
5.1: specifically, the electromagnetic fields are calculated in the electrical
analysis, through which one obtains the power dissipation in the TSV struc-
tures; the dissipated power is regarded as the source of Joule heating, with
which the temperature profile is updated; the updated temperature profile
modifies the material properties prior to another round of electrical analysis;
and this scheme repeats itself until the material properties converge with a
preset tolerance. A pseudocode is provided in Fig. 5.2 to illustrate the de-
tailed implementation of the co-simulation. It is worth mentioning that the
dissipated power consists of both the conduction loss Pc denoted as
Pc =
∫
v
σ|E|2dV (5.11)
and the dielectric loss Pd denoted as
Pd = ω0
∫
v
′′r |E|2dV (5.12)
where ′′r is the imaginary part of the relative permittivity r. The temperature-
dependant resistivity of metal interconnects can be written as
ρ = ρ0 [1 + α(T − T0)] (5.13)
where ρ0 is the resistivity at temperature T0 and α is the temperature co-
efficient of the metal interconnects. A substrate of p-type bulk silicon is
considered in this chapter. The hole mobility at room temperature, denoted
as µp0 , is a function of the dopant impurity concentration and is given by
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Figure 5.1: Coupling between the electromagnetic fields and temperature
profile in the electrical-thermal co-simulation.
[61] and [62] in the form of
µp0 =
µmax − µmin
1 +
(
Na
Nref
)β + µmin (5.14)
where Na is the concentration of dopant impurity and the rest are constants:
µmax = 495 cm
2/Vs, µmin = 47.7 cm
2/Vs, β = 0.76, and Nref = 6.3 ×
1016 cm−3. The carrier mobility is temperature dependant and is defined by
[62] and [63]
µp(T ) = µp0
(
T
300
)− 3
2
(5.15)
Before extending capability of the solver to deal with complex and large-
scale structures, let us use one example to verify the implementation of the
solver itself. A rectangular box in Fig. 5.3 is taken as a benchmark exam-
ple to verify the implementation of the co-simulation. Simulation results
are compared with those obtained from COMSOL Multiphysics [49]. The
rectangular box has a dimension of 2×0.5×6 cm3. Perfect electrical con-
ductors are assumed to enclose the box except for one surface on which a
wave port is attached. Convection cooling boundary is attached on the top
surface of the box. The convection coefficient is chosen as 100 W/m2K and
the ambient temperature is 300 K. The box is filled with p-type bulk silicon
of relative permittivity 12.1 and conductivity 0.1 S/m. The input power of
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INPUT Initial resistivity ρ0, tolerance tol, number of iterations N
OUTPUT Electromagnetic field components and temperature profile
Step 1 Set i = 1 and ρ˜ = ρ0
Step 2 While i ≤ number of iterations do Steps 3-8
Step 3 Compute electromagnetic field components via electrical analysis
Step 4 Calculate power
Step 5 Compute temperature via thermal analysis
Step 6 Update resistivity ρ
Step 7 If | ρ - ρ˜ | < tol
Output and Exit
Step 8 Set i = i + 1 and ρ˜ = ρ
Step 9 Output (“Not converged after N iterations”)
Figure 5.2: The iterative scheme of the electrical-thermal co-simulation.
Figure 5.3: Rectangular box with a wave port and a convection boundary.
1 W is used and the frequency of the excitation varies from 8 to 14 GHz.
The dissipated power and the maximum value of the temperature measured
in the box are depicted in Fig. 5.4. As we can see, the dissipated power and
the maximum value of the temperature match well with those obtained with
COMSOL Multiphysics. As a further verification, the trend of the maximum
value of the temperature varying with the efficiency of the convection cooling
is depicted in Fig. 5.5, where the input power of 1 W and 2 W are applied ac-
cordingly. The simulation results again match very well with those obtained
with COMSOL Multiphysics.
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Figure 5.4: Power dissipation and temperature rise in the rectangular box.
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Figure 5.5: The maximum value of the temperature varies with the
efficiency of the convection cooling in the rectangular box.
5.3 Computation Information
The parallel implementation of FETI is realized through the Message Passing
Interface (MPI). The parallel efficiency of FETI with multiple processors is
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(a)
(b)
Figure 5.6: TSV array in the silicon interposer: (a) 3D view of the TSV
array; (b) dimensions of a single TSV.
demonstrated with the example of a silicon interposer shown in Fig. 5.6. All
computations are performed with Intel Xeon 2.67-GHz hex-core processors.
Consider the TSV array in the silicon interposer shown in Fig. 5.6: the
radius of the via (rvia) is 10 µm; the outer radius of the oxidation layer
(roxc) is 11 µm; the thickness of the metal layer (hm) is 2 µm; the thickness
of the oxidation layer (hoxc) is 2 µm; the via pitch (p), measured between
the centers of the vias, is 50 µm along both the x -axis and the y-axis; the
TSV is copper-filled with electrical conductivity of 5.8 × 107 S/m at room
temperature, temperature coefficient of 0.0039, and thermal conductivity
of 400 W/mK; the silicon substrate has the relative permittivity of 12.1,
the electrical conductivity of 5 × 103 S/m at room temperature, and the
thermal conductivity of 163 W/mK; and the oxidation layer has the relative
permittivity of 4 and the thermal conductivity of 1.38 W/mK.
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Figure 5.7: Electrical-thermal co-simulation of a 3× 2 TSV array by FEM
and FETI: (a) scattering parameters and maximum value of temperature
and (b) temperature profile on the top surface of the TSV array.
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Before the investigation of the parallel efficiency of FETI with MPI, let us
use one example of a 3×2 TSV array, with the former indicating the number
of vias along the x -axis and the latter along the y-axis, to benchmark the
implementation of FETI. Two wave ports are defined with the same TSV,
attached onto its top and bottom surface, respectively. The heat sink at room
temperature is applied to the lower sidewall of the TSV array. Figure 5.7(a)
depicts the scattering parameters and the maximum value of the temperature
measured in the TSV array. It can be seen that the results from FEM and
FETI match well with each other. Figure 5.7(b) portrays the temperature
profile of the top surface in the TSV array where the wave port excitation at
3 GHz is placed on one end of the TSV.
Table 5.1: Unit-load-per-processor parallel effieciency of FETI with MPI
Total number of DOFs 3.3× 105 6.5× 105 1.3× 106 2.6× 106
Number of processors 4 8 16 32
Number of subdomains 4 8 16 32
Factorization 26.1 27.1 26.3 27.1
Solvering interface problem 12.5 12.8 14.4 15.3
Extracting fields 0.89 0.90 0.90 0.91
Total computation time (seconds) 49.5 51.0 51.9 53.5
Table 5.2: Speed-up of FETI with MPI
Total Number of DOFs: 1.31× 106
Number of processors 4 8 16 32
Number of subdomains 4 8 16 32
Number of DOFs per subdomain 3.3× 105 1.6× 105 8.2× 104 4.1× 104
Total computation time (seconds) 354.7 87.6 51.9 26.2
Now, let us investigate the parallel efficiency based on the idea of unit
load per processor, under which the number of DOFs assigned to individual
processors is kept the same. Four cases are generated for comparison, namely,
the TSV arrays of 8× 4, 8× 8, 8× 16, and 8× 32. The computation time of
each individual step of FETI is recorded in Table 5.1 for the electromagnetic
analysis during one iteration of the co-simulation. It is observed that as the
total number of DOFs jumps from 3.3×105 to 2.6×106, the total computation
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time holds almost the same when the number of processors is increased from
4 to 32. The slight increase in the computation time occurs during the step of
interconnecting due to the necessary communication among the processors. It
can be drawn from Table 5.1 that the FETI-enabled parallel implementation
with MPI is capable of solving a large-scale problem with a similar amount of
time to that of a much smaller problem by simply employing proportionally
more processors.
As a further investigation of the parallel efficiency we explore the trend
of the reduction in computation time with an increase in the number of
processors. Four cases are generated for comparison, all of which deals with a
TSV array of dimension 8×16. In the four cases, the entire structure is broken
into 4, 8, 16, and 32 subdomains, respectively. Each subdomain is paired up
with one processor. The computation time of all these four cases is recorded
in Table 5.2. Again, the computation time is recorded for the electromagnetic
analysis during one iteration of the co-simulation. The speed-up is defined
as the ratio of the computation time of two different cases. It is observed
that when the number of processors is doubled from 4 to 8, a speed-up of 4.0
is achieved. The reason lies in the factorization of the subdomain matrices;
in the case of four subdomains, the time taken to factorize the matrix is
about four times of that for the case of eight subdomains. It is also observed
that when the number of processors is doubled from 8 to 16, the speed-up
is 1.7, which is less than 2. This is because with the increased number of
subdomains, the size of the interface problem and the time consumed in
communication over different processors increase accordingly. Based on this
investigation, it is seen that the optimal parallel performance is obtained
when the number of DOFs per subdomain is in the range of 2 × 104 to
2× 105.
5.4 Design Parameters Investigation
With the proposed full-wave solver of which the efficiency is enhanced by the
parallel implementation of FETI with MPI, we are now able to investigate
large-scale TSV structures. We characterize the electrical behaviors of typical
TSV structures including TSV arrays in the silicon interposer and TSV daisy
chains by calculating the insertion loss, return loss, and crosstalks. We also
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Figure 5.8: Top view of the silicon interposer: port 2 is defined on the
bottom and opposite to port 1; convection cooling and heat sink are applied
on the two sidewalls.
study the influences on the signal transmission and couplings in the TSV
structures exerted by the cooling temperature, the via-filling material, the
doping concentration of silicon substrates, and the via pitch.
5.4.1 TSV Array in the Silicon Interposer
Figure 5.8 shows the top view of an 8×8 TSV array in the silicon interposer,
where a single TSV in the interposer is portrayed by Fig. 5.6(b). The geomet-
rical information and the material properties of the TSV array are as follows:
the radius of the via (rvia) is 10 µm; the outer radius of the oxidation layer
(roxc) is 11 µm; the thickness of the metal layer (hm) is 2 µm; the thickness
of the oxidation layer (hoxc) is 2 µm; the via pitch (p), measured between
the centers of the vias, is 100 µm along both the x -axis and the y-axis; the
TSV is tungsten-filled with electrical conductivity of 1.79×107 S/m at room
temperature, temperature coefficient of 0.0045, and thermal conductivity of
173 W/mK; the silicon substrate has the relative permittivity of 12.1, the
electrical conductivity of 5× 103 S/m at room temperature, and the thermal
conductivity of 163 W/mK; and the oxidation layer has the relative per-
mittivity of 4 and the thermal conductivity of 1.38 W/mK. Four ports are
defined in Fig. 5.8 with Port 2 sitting on the bottom and opposite to Port
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1. Air convection cooling and heat sink are attached onto the two sidewalls
of the silicon interposer as shown in Fig. 5.8. The convection coefficient is
chosen to be 10 W/m2K.
Insertion Loss and Return Loss
We first assume that the ambient temperature is at 303 K and explore the
thermal impact on the insertion loss and return loss by exciting Port 1 in
Fig. 5.8. The insertion and return losses are characterized by S21 and S11,
respectively. Both the via-filling material (tungsten for this case) and the
silicon substrate have the temperature-dependent material properties. Fig-
ure 5.9 depicts S21 and S11 over the frequency range from 16 to 34 GHz.
The insertion loss of this particular structure, characterized by S21, is more
vulnerable to the thermal effects as a maximum deviation of 23.6% is ob-
served. The thermal effects on the return loss, characterized by S11, has
the maximum deviation of 2.3% occurring around 34 GHz. It is also worth
mentioning that when the thermal effects are taken into account, lower |S21|
and |S11| are expected where the reduced portion of energy is converted into
the Joule heat, which explains the conservation of energy. The deviations
of the insertion and return losses due to the power dissipation again stress
the importance of considering the thermal effects in predicting the electrical
behaviors of the TSV structures.
Crosstalk
The near-end crosstalk is characterized by S31 and S41 where Port 1, Port
3, and Port 4 are defined in Fig. 5.8. The crosstalk in terms of S31 and
S41 are portrayed in Fig. 5.10(a) and 5.10(b), respectively. As the cooling
temperature rises from room temperature at 293 K to 333 K and then to
353 K, the near-end crosstalk becomes stronger. In particular, when the
cooling temperature reaches 353 K, the near-end crosstalk is increased by
more than 1 dB over the frequency band from 16 to 34 GHz.
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Figure 5.9: Thermal impact on (a) S21 and (b) S11 of the tungsten-filled
TSV array in the silicon interposer.
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Figure 5.10: Thermal impact on the near-end crosstalk, characterized by (a)
S31 and (b) S41, of the tungsten-filled TSV array in the silicon interposer.
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Figure 5.11: Near-end crosstalk with reduction in the via pitch of the
tungsten-filled TSV array in the silicon interposer.
Via Pitch
It is generally desired to reduce the via pitch in order to improve the yield
since a smaller via pitch leads to a higher integration density. However, the
smaller via pitch also risks higher crosstalk and more severe signal distortions,
especially in the massively packed TSV structures. The power density is
likely to increase by reducing the via pitch, which exposes the TSV structures
to more serious Joule heating effects. Figure 5.11 illustrates the variation of
the near-end crosstalk with the reduction in the via pitch from 100 to 50 µm;
at 34 GHz, S31 and S41 are raised by 3.6 dB and 5.1 dB, respectively, which
are obtained with the cooling temperature at 303 K.
Material Properties
Figure 5.12 illustrates the impact of the material properties on the insertion
and return losses of the TSV array in the silicon interposer, characterized
again by S21 and S11, respectively. The changes made in the material prop-
erties include replacing the tungsten by copper as the via-filling material and
decreasing the electrical conductivity of the silicon substrate by modifying its
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Figure 5.12: Impact of the via-filling materials and the doping
concentration of the silicon substrate on (a) S21 and (b) S11.
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doping concentration. The copper-filled TSV has the electrical conductivity
of 5.8×107 S/m at room temperature, temperature coefficient of 0.0039, and
thermal conductivity of 400 W/mK. The electrical conductivity of the silicon
substrate changes from 5×103 S/m to 50 S/m. It can be seen from Fig. 5.12
that the copper-filled via has lower S21 and higher S11 than the tungsten-
filled one in this example. For the tungsten-filled via, higher conductivity of
the silicon substrate results in higher S21.
The spatial discretization of the TSV array in the silicon interposer re-
sults in a total number of 1.43 million unknowns, which is divided into eight
subdomains with each paired up with one processor. With eight processors
computing in parallel, it takes 159.8 seconds for the electromagnetic full-wave
analysis during one iteration in the co-simulation.
5.4.2 TSV Daisy Chain
Figure 5.13 shows a section of the TSV daisy chain [64], [65]. Two layers of
TSV in separate dies are connected through metal lines and bumps in the
redistribution layer (RDL). Instead of considering only the vertical vias and
extracting the circuit parameters with quasi-static field solvers, we analyze
the electromagnetic wave propagating inside these structures including the
layers of vertical vias and the horizontal redistribution layers.
Consider the TSV daisy chain illustrated in Fig. 5.13: the diameter of the
via (d TSV) is 30 µm; the diameter of the oxidation layer (d OX) is 35 µm;
the thickness of the metal line in the redistribution layers (t RDL) is 5 µm;
the width of the metal line (w RDL) is 100 µm for all the three redistribution
layers; the length of the metal line in the top RDL (l1 RDL), the middle
RDL (l2 RDL), and the bottom RDL (l2 RDL) are 240 µm, 140 µm, and
70 µm, respectively; bumps in the RDL are represented by frustums with
the top diameter (d Bump1) of 30 µm and the bottom diameter (d Bump2)
of 60 µm; the via pitch measured between the cental lines of the neighboring
channels is 100 µm; the height of the silicon substrates of the top die (h1 Si)
and the bottom die (h2 Si) are both 100 µm; and the height of the middle
redistribution layer (h1 IMD) is 65 µm and that of the bottom one is 130 µm.
The material properties are given in the following: the TSV is tungsten-
filled with electrical conductivity of 1.79 × 107 S/m at room temperature,
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(a)
(b)
Figure 5.13: Two layers of TSVs are connected through metal lines and
bumps in the redistribution layer: (a) 3D view of a partial section; (b)
side-view of one segment.
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Figure 5.14: Top view of 16 coupled TSV daisy chain channels with
definitions of five ports; Port 1 and Port 2 are defined on the eighth channel
starting from the left.
temperature coefficient of 0.0045, and thermal conductivity of 173 W/mK;
the silicon substrate has the relative permittivity of 11.9, the electrical con-
ductivity of 1 S/m at room temperature, and the thermal conductivity of
163 W/mK; the oxidation layer has the relative permittivity of 4 and the
thermal conductivity of 1.38 W/mK; and the redistribution layer has the
relative permittivity of 2.6 and the thermal conductivity of 2.0 W/mK. A
heat sink is attached on the bottom as shown in Fig. 5.13(b).
Figure 5.14 shows 16 coupled TSV daisy chain channels where five ports
are defined. Investigations on the signal transmission, near-end and far-end
crosstalks, and the impact of the material properties are performed with this
particular TSV structure. Note that all the characterizations are carried out
with the electrical-thermal co-simulation.
Insertion Loss
Port 1 is used as the excitation and S21 is used to characterize the inser-
tion loss. As shown in Fig. 5.15(a), the higher ambient temperature leads to
higher S21. At 2 GHz and the ambient temperature of 353 K, the thermal
effects on the insertion loss is around 26%. By replacing the via-filling mate-
rial of tungsten with copper and changing the electrical conductivity of the
silicon substrate from 1 S/m to 10 S/m, we further investigate the impact
of material properties on the insertion loss. As shown in Fig. 5.15(b), for
the copper-filled TSVs, the silicon substrate of lower conductivity has higher
S21. Further, for the same silicon substrate, when the operation frequency
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is higher than 1.5 GHz, the tungsten-filled TSVs have higher S21 than the
copper-filled ones.
Near- and Far-End Crosstalks
Port 1 is taken as the excitation, and Port 3, Port 4, and Port 5 are used
to measure the crosstalks where S31 characterizes the near-end crosstalk and
S41 and S51 characterize the far-end crosstalk. Figure 5.16 depicts the near-
and far-end crosstalks, which shows that crosstalks increase as the frequency
goes higher. The near- and far-end crosstalks measured at Port 3 and Port 4
have a critical point around 1.2 GHz, lower than which the far-end crosstalk
dominates. All these are calculated with a heat sink of 353 K attached on
the bottom. Replacing the via-filling material of tungsten with copper and
changing the electrical conductivity of the silicon substrate from 1 S/m to
10 S/m, we further investigate the impact of material properties on the near-
and far-end crosstalks. With the doping concentration of the silicon substrate
remaining the same, the tungsten-filled TSVs have both higher near- and far-
end crosstalks than the copper-filled ones when the operation frequency is
larger than 4 GHz as shown in Fig. 5.17; for the copper-filled TSVs, higher
electrical conductivity of the silicon substrate produces a higher near-end
crosstalk over the frequency band studied in this example.
The spatial discretization of the daisy chain structure results in a total
number of 1.1 million unknowns, which is divided into 16 subdomains with
each paired up with one processor. With 16 processors computing in par-
allel, it takes 73 seconds for the electromagnetic full-wave analysis during
one iteration of the co-simulation. The spatial discretization of the daisy
chain structure of 32 coupled channels with a total number of 2.1 million
unknowns is also calculated with 32 processors. It takes 63.3 seconds for the
electromagnetic full-wave analysis during one iteration of the co-simulation.
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Figure 5.15: Insertion loss, characterized by S21, in the coupled TSV daisy
chain structure with (a) various cooling temperatures and (b) varying
material properties.
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Figure 5.16: Near- and far-end crosstalks in the coupled TSV daisy chain
structure.
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Figure 5.17: Impact of the material properties on the (a) near-end crosstalk
and (b) far-end crosstalk.
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CHAPTER 6
ELECTRICAL-THERMAL
CO-SIMULATION FOR ANALYSIS OF
HIGH-POWER RF/MICROWAVE
CIRCUITS
6.1 Problem Statement
Wireless infrastructure applications are driving RF/microwave circuit design
into high frequencies and high power levels [66]. Continuous reduction in fea-
ture sizes and increase in complexities, together with the demand on higher
frequencies and higher power levels, set a grand challenge for the design of
RF/microwave circuits: on one hand, the distribution effect has to be con-
sidered at high frequencies; on the other hand, the thermal effect can no
longer be neglected due to the reduced feature sizes and the increased power
levels. Consequently, a multiphysics-based computer-aided design methodol-
ogy is in demand to address the electrical and thermal issues simultaneously.
In the past, the coupled electromagnetic and thermal analyses have been
studied based on the finite difference time domain method (FDTD) for mi-
crowave heating in domestic ovens and microwave furnaces [67, 68, 69]. The
electrical-thermal co-simulations based on the finite-element method (FEM)
have been developed for DC IR drop analysis [43] and design of power dis-
tribution networks (PDNs) [70]. The coupled electromagnetic-thermal simu-
lation based on the FDTD requires the electromagnetic steady state, which
can be achieved through an adequate number of iterations. The conver-
gence to electromagnetic steady state in FDTD depends on the Q-factor
of the modeled structure [67, 68]. A lossy medium in general reduces the
Q-factor and speeds up the convergence. In this chapter, we introduce an
electrical-thermal co-simulation that integrates a full-wave steady-state elec-
tromagnetic analysis and a transient thermal analysis through an iterative
scheme for the design of high-power RF/microwave circuits. The full-wave
electromagnetic analysis is carried out in the frequency domain where the
modeling of lossy and dispersive media in RF/microwave circuits and the
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achievement of an electromagnetic steady state come naturally. The FEM
is employed for the co-simulation because of its unmatched capabilities in
modeling complex geometries and materials [10]. In addition, the accuracy
of the FEM solution can be improved systematically by increasing the order
of its basis functions.
Although the FEM has many unique advantages, its volumetric discretiza-
tion for many real and practical RF/microwave circuit structures can easily
result in a large linear system of millions or even billions of unknowns. Solv-
ing such a large system can be very computationally intensive, and the solu-
tion has to be performed repeatedly for many iterations in the co-simulation.
In this chapter, we employ two techniques in the co-simulation, namely, an
adaptive time-stepping scheme in the transient thermal analysis and a do-
main decomposition scheme in both electromagnetic and thermal analyses,
in order to alleviate the computational burden for solving large-scale prob-
lems. The adaptive time-stepping in this chapter is based on the algorithm
of proportional-integral-derivative (PID) control [22, 23]. It automatically
determines a set of non-uniform time steps for the transient analysis. The
adaptive time-stepping can also detect when the transient temperature profile
reaches a steady state and automatically terminates the co-simulation. The
domain decomposition employed in this chapter is called the finite element
tearing and interconnecting (FETI) [10, 14]. In the co-simulation, the FETI
enhances the efficiency for solving the large FEM system associated with in-
dividual time steps. By applying the FETI, the entire computational domain
is divided into smaller subdomains, which are completely decoupled initially
and coupled only in the solution of the global interface system. Therefore,
the FETI is highly suitable for parallel computing with multiple processors.
The capability and the efficiency of the co-simulation are demonstrated
through analyzing matching networks in high-power RF amplifiers and sub-
strate integrated waveguide (SIW) filters. In the high-power RF amplifiers,
transistors are connected to the package leads through a large-scale match-
ing network [71, 72]. The matching network is essentially an LC circuit with
the inductance provided by bonding wire arrays and capacitance from metal-
oxide semiconductor (MOS) capacitors. The in-package matching network,
whose characteristics are highly subject to the variances of temperature and
fabrication [73], provides the necessary impedance transformation between
the transistors and external circuits. A slight increase of temperature in the
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bonding wire arrays or the MOS capacitors may cause frequency shifts and
alter the characteristics of the matching network. As a basic circuit compo-
nent, RF filter is designed to suppress the undesired harmonics produced by
amplifiers. Because of the low cost and the capability for high-density inte-
gration, the substrate integrated waveguide (SIW) [74] becomes a promising
technique in the RF filter design. The high-power capability of the SIW
interconnects has been demonstrated in [75]. However, the modern wireless
infrastructures operate in an extremely crowded spectral environment. The
limited bandwidth brings stringent design requirements to the RF filters such
that the temperature stability becomes a critical concern. The proposed co-
simulation is able to address and analyze the aforementioned issues in a very
efficient manner.
6.2 Electrical-Thermal Co-Simulation
In this section, we present the details of the formulation and the implemen-
tation of the electrical-thermal co-simulation, including the adaptive time-
stepping and domain decomposition employed in the co-simulation.
6.2.1 Formulation with the Finite Element Method
The full-wave electromagnetic analysis solves the vector wave equation
∇×
(
1
µr
∇× ~E
)
− k02rc ~E = −jk0Z0 ~J (6.1)
where ~E represents the vector electric field; µr is the relative permeability;
rc = (r − jσ/ω0) is the relative complex permittivity, which includes the
effects of electrical conductivity σ and angular frequency ω; Z0 is the intrinsic
impedance of free space; ~J represents the excitation current; and k0 is the
wavenumber of the field. The first-order absorbing boundary condition
1
µr
nˆ× (∇× ~E) + jk0
√
rc
µr
nˆ× (nˆ× ~E) = 0 (6.2)
is used to truncate the open region into a finite computational domain, where
nˆ denotes a unit normal vector at the surface. Excitations including both
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the wave ports and lumped ports are used in this chapter. The wave port
can be expressed as
nˆ× (∇× ~E) + P ( ~E) = ~U (6.3)
in which
P ( ~E)=
∞∑
m=1
1
jωµκm
(γm~etm +∇ezm) (6.4)
·
∫
S
~E · (γm~etm +∇ezm) dS (6.5)
~U=nˆ× (∇× ~Einc) + P ( ~Einc) (6.6)
where
κm=
j
ωµ
∫
S
(γm~etm · ~etm + ~etm · ∇tezm) dS (6.7)
~etm and ezm are the transversal and longitudinal components of the modal
electric fields, respectively, γm is the propagation constant, and S denotes
the port surfaces. The lumped port is considered as a constant line current
running over the edges of finite elements. With the finite element discretiza-
tion, the sub-vector associated with edge i contributed by the right-hand side
excitation of Equation (7.1) can be written as
{b}i = −jk0Z0I
∫
edge i
~Ni · d~l (6.8)
where I is the magnitude of the line current, d~l represents the parametrization
of edge i, and ~Ni denotes the vector basis functions.
The governing equation for the transient thermal analysis is
ρc
∂T
∂t
= ∇ · (κ∇T ) +Q (6.9)
where T represents temperature, ρ is the density of the materials, c is the
specific heat, κ is the thermal conductivity, and Q is the heat source. The
corresponding boundary conditions in the transient thermal analysis includes
the Dirichlet boundary
T = Td, (6.10)
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where Td represents a constant temperature and the convection boundary
nˆ · (κ∇T ) = −h(T − Ta) (6.11)
where h and Ta are the convective heat transfer coefficient and the ambient
temperature, respectively.
Figure 6.1: The flow chart of the co-simulation algorithm: ∆t represents
the time step and ∆tmax represents the predefined maximum time step.
The dissipated power calculated from the full-wave analysis contributes to
the heat source in the thermal analysis, which consists of both the conduction
loss
Pc = σ| ~E|2 (6.12)
and the dielectric loss
Pd = ω0
′′
r | ~E|2 (6.13)
where ′′r is the imaginary part of the relative permittivity. The procedure of
the co-simulation algorithm is illustrated by Fig. 6.1. The full-wave and the
90
Table 6.1: Material properties of metal
Electrical
conductivity
(S m−1)
Temperature
coefficient
(K−1)
Thermal
conductivity
(W m−1K−1)
Density
(kg m−3)
Specific
heat
(J kg−1K−1)
Copper 5.8× 107 3.9× 10−3 400 8.7× 103 385
Gold 4.1× 107 3.4× 10−3 315 18.9× 103 126
Table 6.2: Material properties of dielectric
Relative
permittivity
Thermal
conductivity
(W m−1K−1)
Density
(kg m−3)
Specific
heat
(J kg−1K−1)
Si 11.9 Eqn. (8.32) 2.3× 103 703
Silicon Dioxide 4.0 Eqn. (8.33) 2.2× 103 730
Alumina 9.4 Eqn. (8.34) 3.9× 103 900
thermal analyses are coupled through the temperature-dependent material
properties. The material properties involved in the chapter are listed in Table
6.1 for metal interconnects and Table 6.2 for dielectrics. The temperature-
dependent material properties include electrical conductivity and permittiv-
ity in the electromagnetic analysis and thermal conductivities in the transient
thermal analysis. The temperature-independent materials properties in Ta-
bles 6.1 and 6.2 are adopted from those in the material library of COMSOL
Multiphysics [49]. The temperature-dependent resistivity or permittivity can
be written as
ν = ν0 [1 + α(T − T0)] (6.14)
where ν0 is the resistivity or permittivity at temperature T0 and α is the
temperature coefficient. Thermal conductivities of metal interconnects are
assumed to be temperature-independent due to the very limited variance in
the range of operating temperature. For example, the measured thermal
conductivity of copper remains almost constant at 400 Wm−1K−1 from 273
to 800 K [76]. In general, the thermal conductivity of silicon varies with
dimensions as well as the manufacturing process [48]. For example, the ther-
mal conductivity of thin silicon layers can be very different from that of bulk
silicon substrates. In this chapter, the temperature-dependent thermal con-
ductivity of the silicon substrate takes the empirical form provided in [48]
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as
κSi = 2.475× 105 T−1.3 (273K ≤ T ≤ 1000K) (6.15)
which is based on the measurements from Volume 1 of [76]. The temperature-
dependent thermal conductivity of silicon dioxide is found in [47] as
κSiO2 = 1.02278 + 0.00121 T (273K ≤ T ≤ 600K) (6.16)
of which the corresponding measurements can be found in Volume 2 of
[76]. The temperature-dependent thermal conductivity of the alumina can
be found in [77] as
κAl2O3 = 5.5 + 34.5 e
−0.0033(T − T0) (6.17)
(273K≤T ≤ 1000K)
The measured samples corresponding to Equation (6.17) belong to high-
alumina ceramics (at least 99.5% Al2O3). Due to the nonlinearity brought
by the temperature-dependent material properties, fixed-point iteration is
employed at each time step of the transient analysis.
6.3 Model Verification and Demonstration
In this section, numerical examples are provide to verify the proposed co-
simulation. The efficiency enhancement resulting from the adaptive time-
stepping and the FETI-enabled parallel computing is also demonstrated.
6.3.1 Model Verification: Three-Pole Chebyshev Filter
A three-pole Chebyshev filter [74] as shown in Fig. 6.2(a) has been designed
and fabricated based on the SIW technique, which allows planar circuits and
rectangular waveguides to be built on the same substrate. The dielectric
substrate in the design has a relative permittivity of 2.2 (RT/Duroid 5880).
The geometrical parameters labeled in Fig. 6.2(a) are summarized in Table
6.3. The Chebyshev filter is designed for the bandwidth of 1 GHz centered
at 28 GHz. As shown in Fig. 6.2(b), the S-parameters from the full-wave
analysis in the co-simulation match well with the measurement in [74].
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Figure 6.2: Three-pole Chebyshev filter with two transitions of microstrip:
(a) 3-D view and 2-D topology, and (b) measured and simulated
S-parameters.
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Table 6.3: Dimensions (mm) of the SIW Chebyshev filter in Fig. 6.2(a)
a b c d w
5.563 1.93 1.499 0.775 0.762
h p s1 s2 s3
0.787 1.525 4.71 5.11 1.01
6.3.2 Model Verification: Wire Bonding in the CPW
Transition
Wire bonding is the most widely used interconnects in packaging owing to its
convenience and low cost [78]. Figure 6.3(a) shows the wire bondings at the
transition of two adjacent conductor-backed coplanar waveguides (CB-CPW)
[79], of which the detailed geometrical information is summarized in Table
6.4. The gold bonding wire has a radius of 15.875 µm and a height of 120 µm
above the alumina substrate. The gap width, denoted as d in Fig. 6.3(a), is
not given in [79] and we choose it as 300 µm. The alumina substrate on the
package side has a loss tangent of 0.002 and the silicon substrate on the chip
side has a resistivity of 2 kΩ·cm. As shown in Fig. 6.3(b), the simulation
results agree well with the measurement found in [79], which further verifies
the implementation of the full-wave analysis in the co-simulation. The slight
discrepancy is due to the lack of the geometrical information of the transition
in [79].
Next, we assume that heat sink is attached at the bottom surface and air
convective cooling is applied to the top surface of the CPW transition. The
convective heat transfer coefficient is chosen as 10 W/(m2K). The signal trace
on the chip side is considered as a constant heat source of 17.7 W, denoted as
Q in Fig. 6.4(a). The ambient temperature is set at room temperature of 293
K. The maximum temperature varying with time in the CPW transition is
depicted in Fig. 6.4(a), which agrees well with that obtained with COMSOL
Multiphysics [49]. We also double the value of the heat source [denoted as 2Q
in Fig. 6.4(a)] and observe the agreement between the obtained temperature
profile and that from COMSOL Multiphysics as shown in Fig. 6.4(a), which
further verifies the implementation of the transient thermal analysis.
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Figure 6.3: Wire bondings in the coplanar waveguide transition between
alumina and silicon substrates: (a) 3-D view in COMSOL Multiphysics [49]
and 2-D topology, and (b) measured and simulated S21.
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Figure 6.4: Nonlinear transient thermal analysis with adaptive
time-stepping: (a) maximum temperature varies with time in the CB-CPW
structure in Fig. 6.3(a), and (b) the non-uniform time steps.
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Table 6.4: Dimensions (µm) of the CB-CPW in Fig. 6.3(a)
a b w s h
alumina 2045 3000 270 320 635
silicon 2100 3200 300 250 400
6.3.3 Efficiency Enhancement by the Adaptive Time-Stepping
The efficiency enhancement of the co-simulation achieved by the adaptive
time-stepping is demonstrated with the example of the wire bondings in the
CB-CPW in Fig. 6.3(a). The predefined simulation time is 30 ms with an
initial time step set as 0.3 ms. The conventional time-marching scheme is
based on uniform time steps and it takes 100 time steps and a total number
of 117 iterations to solve the nonlinear transient problem, whereas the adap-
tive time-stepping takes only 14 time steps and 20 iterations. Besides, the
adaptive time-stepping gradually enlarges the time step due to the less sig-
nificant variance in the transient temperature, which is shown in Fig. 6.4(b),
such that the co-simulation can be automatically terminated when the time
step exceeds a predefined portion of the simulation duration.
6.3.4 Efficiency Enhancement by the FETI-Enabled Parallel
Computing
The bonding wire array in Fig. 6.5 is used to demonstrate the parallel ef-
ficiency of the FETI. A standard block or a subdomain in Fig. 6.5 consists
of six bonding wires connecting a MOS capacitor to the package leads. The
demonstration of the parallel efficiency is based on the idea of unit load per
processor, under which the number of degrees of freedom (DOFs) assigned
to each individual processor is kept the same. All computations are per-
formed on the CISCO Arcetri cluster, with each node equipped with sixteen
2.70-GHz Intel Xeon E5-2680 processors. As shown in Table 6.5, when the
total number of DOFs increases from 1.29 to 10.25 million, or the number
of bonding wires increases from 48 to 384, the computation time remains
similar if proportionally more processors are used. The application of the
FETI also decreases the memory usage. For a problem with 2.03 million
DOFs, the memory usage reduction by using the FETI in serial computing
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is shown in Table 6.6, where the same problem is divided into 4, 8, 16, and
32 subdomains, respectively. More details on the reduction of memory usage
and parallel efficiency can be found in [35].
Table 6.5: Unit-load-per-processor parallel efficiency of FETI with MPI
Number of bonding wires 48 96 192 384
Total number of DOFs (million) 1.29 2.56 5.13 10.25
Number of processors 8 16 32 64
Number of subdomains 8 16 32 64
Pre-processing (s) 4.29 4.37 4.39 4.39
Factorization (s) 313.65 310.80 313.21 311.20
Solvering interface problem (s) 97.85 104.16 104.79 104.23
Extracting fields (s) 1.55 1.55 1.53 1.53
Total computation time (s) 417.34 420.88 423.92 421.35
Table 6.6: Memory usage reduction by using FETI in serial computing
Number of subdomains 4 8 16 32
Peak memory usage (GB) 19.5 16.4 13.9 11.7
6.4 Co-Simulation Examples
6.4.1 Bonding Wire Array
Figure 6.5 shows a portion of an array of 384 bonding wires and 64 MOS
capacitors, functioning as an in-package matching network in RF amplifiers.
The geometrical information of the bonding wire is as follows: the gold wire
has a diameter of 50 µm and a maximum height of 350 µm; the separation of
two neighboring wires is 200 µm; the span of the wire is 1000 µm; each wire is
positioned 100 µm behind the edge of the package lead and the MOS capaci-
tor. The MOS capacitor consists of four layers, in the top-down sequence as:
a copper layer, an insulation layer of silicon dioxide, silicon substrate, and
ground. The thickness and the width of the copper layer are 5 and 500 µm,
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respectively. The thickness and the width of the insulation layer are 5 and
800 µm, respectively.
Figure 6.5: Bonding wire array with MOS capacitors.
Full-Wave Analysis
As mentioned earlier, the matching network in Fig. 6.5 is essentially an LC
circuit. By adjusting the capacitance from the MOS capacitors and the
inductance from the bonding wire array, one can observe the shift of the cut-
off frequency of the LC circuit. We choose the case of three bonding wires
on each side of a MOS capacitor and the substrate with a thickness of 80 µm
as the reference. Adding another bonding wire in parallel reduces the total
inductance. Increasing the height of the silicon substrate to 120 µm reduces
the capacitance. Through either of the two aforementioned approaches, the
cut-off frequency is shifted to a higher value, which is demonstrated in Fig.
6.6.
Transient Thermal Analysis
The bonding wire array and the MOS capacitors are immersed in the mold-
ing compound of the package. We assume that the heat sink is attached to
the bottom of the structure and air convection is applied to the top with
the ambient temperature at 293 K. The metal layer of the MOS capacitor
is considered as the heat source. The heat sources of 10 W and 15 W are
alternatively placed in the MOS capacitors. The temperature profiles at 1
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Figure 6.6: Shifts of the cut-off frequency of the matching network in Fig.
6.5 due to the variances of the inductance and capacitance.
ms and 40 ms are depicted in Fig. 6.7. Figure 6.8 shows the maximum tem-
perature and the temperature in the middle of the bonding wire as functions
of time.
Thermal Stability Analysis
We select the frequency band from 13 to 16 GHz with an insertion loss of 1.4
dB and investigate the thermal stability of the matching network. Assume
there is a large biasing current flowing through the bonding wires, which
is considered as the heat source. Figure 6.9 shows the variances on the S-
parameters under different heat sources. The curves in Fig. 6.9 are obtained
as follows: at each sampling frequency, the co-simulation is performed with
the full-wave analysis set at that certain frequency; S-parameters are recorded
as temperature reaches a steady state. The heat source of 8 W contributes
to a temperature increase of 110 K at 14 GHz, which results in the variance
of 6.5% for the insertion loss as shown in Fig. 6.9. At 16 GHz, the variance
of the insertion loss is as large as 10%. The co-simulation of each sampling
frequency takes 20 time steps and 47 iterations.
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(a)
(b)
Figure 6.7: Temperature profiles of the bonding wire array in Fig. 6.5 at (a)
1 ms, and (b) 40 ms.
6.4.2 SIW Step Filter
Figure 6.10 shows a SIW step filter designed in [80], which consists of 12
stubs made of 349 vias. The geometrical information is provided in Table
6.7.
Full-Wave Analysis
The S-parameters simulated at the room temperature are shown in Fig.
6.11(a), which match well with the measured results from [80]. The frequency
selectivity of the filter is subject to the temperature-dependent permittivity;
therefore, the temperature stability analysis becomes a critical design fac-
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Figure 6.8: Transient temperature response of the bonding wire array in
Fig. 6.5 under different heat sources.
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Figure 6.9: Variances in the insertion loss of the matching network in Fig.
6.5 under different heat sources.
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Figure 6.10: SIW step filter with tapered microstrip lines.
tor. As shown in Fig. 6.11(b), 3.7% variance in the permittivity leads to a
25% shift of the passing band of the SIW step filter. However, the uniform
variance of the permittivity in a complex structure is generally nonrealistic
because of the non-uniform temperature profiles. Therefore, the electrical-
thermal co-simulation is in need to make a more accurate prediction of the
temperature stability.
Table 6.7: Dimensions (mm) of the SIW step filter in Fig. 6.10: r is the
radius of the via, p is the separation measured between the center of two
adjacent vias, and Wl is the width of the microstrip line
L1 L2 L3 L4 L5 Wi
12.565 15.451 16.128 15.451 12.565 4.0
H1 H2 H3 H4 H5 H6
2.9365 4.5075 5.034 5.034 4.5075 2.9365
La Wa Wsiw r p Wl
19.0 9.6 21.5 0.25 1.0 2.76
Transient Thermal Analysis
The heat source in the thermal analysis is the dielectric loss of the step filter,
which is determined by the loss tangent of the substrate and the field distri-
bution under the operation frequency. The snapshots in Figs. 6.12 and 6.13
capture the temperature profiles at two instants. The temperature profile
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should agree with the field distribution under the operation frequency. As
the input power is increased by 20 W, the temperature increase is larger than
10 K, which is shown in Fig. 6.14.
Thermal Stability Analysis
The temperature profile is largely determined by the field distributions under
a certain power level and its frequency, which explains the non-uniform shift
of the passing band of the step filter in Fig. 6.15. Similar procedures described
earlier to obtain the curves in Fig. 6.9 are followed to obtain the passing band
results in Fig. 6.15. The S-parameters are recorded when the temperature
reaches a steady state. It can be seen from Fig. 6.15 that the insertion loss is
about 1.5 dB in the passing band from 5.95 to 6.45 GHz. A frequency shift
of 40 MHz is observed when the temperature coefficient of the permittivity is
300 ppm/◦C. When the temperature coefficient is increased to 500 ppm/◦C
and the input power is kept as 100 W, the passing band narrows down by 30
MHz.
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Figure 6.11: S-parameters of the step filter in Fig. 6.10: (a) simulated at
room temperature and compared with the measurement, and (b) shift
under the variance of the substrate permittivity.
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(a)
(b)
Figure 6.12: Temperature profiles of the SIW step filter in Fig. 6.10 with
input of 40 W and 6.5 GHz at (a) t = 1 s and (b) t = 39 s.
(a)
(b)
Figure 6.13: Temperature profiles of the SIW step filter in Fig. 6.10 with
input of 40 W and 5.75 GHz at (a) t = 1 s and (b) t = 39 s.
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Figure 6.14: Maximum temperature varying with time under different
power levels of 6.5 GHz input.
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Figure 6.15: The passing band of the SIW step filter altered by
temperature.
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CHAPTER 7
MULTIPHYSICS SIMULATION OF 3-D ICs
WITH INTEGRATED MICROCHANNEL
COOLING
7.1 Problem Statement
Three-dimensional (3-D) integrated circuits (ICs) are regarded as promising
solutions to overcome the bottleneck imposed by interconnect scaling prob-
lems [81, 82]. In 3-D ICs, multiple layers of planar devices are stacked up ver-
tically to achieve the reduction of global interconnects, in addition to other
benefits such as the increased packing density, the reduced chip area, and
the enabled possibility of heterogeneous integration. However, the increased
power density together with the reduced chip area leads to a significant in-
crease of heat power generation per unit area and poses great challenges for
heat removal, which is further complicated by the interlayer dielectrics of
very low thermal conductivity. It is known that high temperatures not only
tend to degrade the performance of devices or the entire system but may
also cause reliability issues or even failures [83]. As temperature becomes a
critical factor in analyzing and optimizing the performance and reliability of
an electrical design especially at the early stage in a design flow, it is nec-
essary to employ the concept of thermal-ware design [84] and develop the
corresponding multiphysics-based computer aided design (CAD) methodolo-
gies that address the electrical and thermal aspects of a design and their
couplings simultaneously. In the past, electrical-thermal co-simulation has
been developed for the design of power distribution networks [43, 31, 70], the
thermal-aware electromagnetic analysis of through-silicon-via (TSV) struc-
tures [85, 86], the investigation of carbon nanotube contacted phase-change
memory arrays [87], and the temperature stability analysis of high-power
RF/microwave circuits [88].
Along with the development of multiphysics-based CAD methodologies for
thermal-aware design, a considerable amount of research has been devoted
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to searching for innovative heat removal techniques for 3-D ICs. One such
promising techniques is the integrated microchannel cooling [11, 12]. Com-
pared to the conventional back-side heat removal techniques such as heat
sinks and air cooling, the integrated microchannel layer has low thermal re-
sistance [11] and it provides a direct path of heat dissipation within individual
device layers. A schematic of a 3-D IC with integrated microchannel cooling is
provided in Fig. 7.1. In this chapter, a multiphysics-based co-simulation tech-
nique is proposed for the characterization of such 3-D ICs. The co-simulation
integrates three types of analysis into one single scheme: (1) full-wave elec-
tromagnetic analysis based on Maxwell’s equations, (2) fluid analysis based
on conservation of mass and momentum, and (3) transient conjugate heat
transfer analysis based on conservation of energy. The co-simulation consid-
ers the motion of fluid flow and takes into account the thermal effects of forced
convective liquid cooling with integrated microchannels. The conjugate heat
transfer analysis in the co-simulation provides temperature profiles of both
solid and fluid with a sufficient accuracy of a 3-D model. Therefore, the
co-simulation enables thermal-aware full-wave electromagnetic characteriza-
tion of a 3-D IC by considering the thermal influence on the electromagnetic
characteristics from both convectional back-side and integrated microchannel
cooling. The effectiveness of heat removal through the integrated microchan-
nel cooling and its impact on the electromagnetic characteristics of 3-D ICs
are demonstrated through numerical examples. Note that the conjugate heat
transfer analysis is performed in the transient regime such that the temporal
evolution of temperature is available for dynamic thermal management [89].
The co-simulation is based on the finite element method (FEM) [10] for
its unmatched capability in handling complex structures and material prop-
erties. As the volumetric discretization in FEM for practical 3-D IC designs
may lead to system matrices with millions of unknowns, it is critical to en-
hance the efficiency of the co-simulation in order to deal with large-scale
problems. In this chapter, this enhancement is achieved through an adap-
tive time stepping scheme, a domain decomposition scheme called the finite
element tearing and interconnecting (FETI), and FETI-enabled parallel com-
puting. The adaptive time stepping scheme enables the automatic generation
and utilization of non-uniform time steps, as well as the automatic detection
of thermal steady state. The domain decomposition scheme divides the com-
putational domain into non-overlapping subdomains so that the assembly
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Figure 7.1: A schematic of a 3-D IC with integrated microchannel cooling
[11].
and factorization of the system matrices of individual subdomains can be
performed independently and in parallel with multiple processors at a very
high parallel efficiency. These efficiency enhancement methods have been
developed earlier for electrical-thermal co-simulation [88]. In this chapter,
we extend the capability of the co-simulation and apply these two meth-
ods to the electrical-thermal-fluid simulation of large-scale problems. In the
proposed co-simulation, individual analyses are allowed to perform on differ-
ent portions of a 3-D IC design utilizing a different number of decomposed
subdomains and correspondingly a different number of processors. Numerical
examples are provided to demonstrate the capability and the efficiency of the
proposed co-simulation technique. In passing, we note that researchers have
also used non-conformal domain decomposition methods [90, 91] for thermal
analysis and model order reduction techniques [92] for coupled electrical-
mechanical simulation to improve the computational efficiency.
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7.2 Co-Simulation and Efficiency Enhancement
7.2.1 Formulation of the Co-Simulation
Consider the typical problem illustrated in Fig. 7.1. For the full-wave elec-
tromagnetic analysis, the vector wave equation
∇×
(
1
µr
∇× ~E
)
− k20rc ~E = −jk0Z0 ~J (7.1)
is solved subject to various boundary conditions including absorbing bound-
ary conditions (ABCs)
1
µr
nˆ× (∇× ~E) + jk0
√
rc
µr
nˆ× (nˆ× ~E) = 0 (7.2)
for truncating an infinite computation domain and wave port boundary con-
ditions (WPBCs) for modeling excitations in the circuit structures. In Equa-
tions (7.1) and (7.2), µr represents the relative permeability, ~E denotes the
vector electric field, k0 is the wavenumber of the field, rc = (r − jσ/ω0)
represents the relative complex permittivity with the electrical conductivity
σ and angular frequency ω embedded, Z0 is the intrinsic impedance of free
space, ~J denotes the excitation current, and nˆ is a unit normal vector defined
at the boundary surface.
The governing equations of fluid flow are derived based on conservations
of mass and momentum. From conservation of mass, the continuity equation
can be expressed as
∂ρ
∂t
+∇ · (ρ~u) = 0 (7.3)
where ~u represents the velocity field and ρ denotes the density. Incompress-
ible flow is assumed in this chapter where the density remains constant so
that Equation (7.3) is reduced to
∇ · ~u = 0 (7.4)
From conservation of momentum, the Navier-Stokes equation is obtained,
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which has a simplified form for incompressible flow as
ρ
(
∂
∂t
+ ~u · ∇
)
~u = ρ~g −∇p+ ν∇2~u (7.5)
where p is the pressure, ν is the viscosity of fluid, and ~g represents the vector
acceleration due to gravity. In this chapter, the flow is assumed to be fully
developed such that the velocity field distribution remains purely axial and
has no variations along the direction of flow. For a fully developed flow in
a rectangular microchannel with the corresponding geometrical parameters
highlighted in Fig. 7.2, the velocity field distribution obtained by solving
Equations (7.4) and (7.5) subject to the no-slip condition can be expressed
as
~u (x, z) = yˆ
4H2∆p
pi3νL
∞∑
n=1,3,5...
1
n3
sin
npiz
H
1− coshnpixH
cosh
npiW
2H

(7.6)
where ∆p is the pressure drop in the channel, and W , H, and L are the
width, height, and length of the microchannel, respectively. An integration
of the velocity field distribution over the cross-section of the channel yields
the expression of the flow rate
Qr =
∫
S
~u (x, z) · d~S (7.7)
=
WH3∆p
12νL
[
1−
∞∑
n=1,3,5...
1
n5
192
pi5
H
W
tanh
npiW
2H
]
The average flow velocity of the incompressible flow can thus be obtained as
U =
Qr
WH
(7.8)
The governing equations associated with conjugate heat transfer are de-
rived based on conservation of energy. For heat transfer in solid, the govern-
ing equation is
ρcp
∂T
∂t
= ∇ · (κ∇T ) + q (7.9)
where T represents temperature, ρ is the density of the materials, cp is the
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specific heat capacity, κ is the thermal conductivity, and q represents the
rate of volumetric heat generation. The governing equation for heat transfer
in fluid is
ρcp
∂T
∂t
+ ρcp~u · ∇T = ∇ · (κ∇T ) + q (7.10)
The governing equations of conjugate heat transfer are solved under the
Dirichlet boundary condition
T = Td (7.11)
where Td represents a constant temperature, and air convection boundary
condition
nˆ · (κ∇T ) = −h(T − Ta) (7.12)
where h and Ta are the convective heat transfer coefficient and the ambient
temperature, respectively.
It is worth mentioning that for an incompressible flow and temperature-
independent density and viscosity assumed in this chapter, the governing
equations of motion, to be specific, Equations (7.4) and (7.5), are decoupled
from the temperature field [40, 93]. After the velocity field is solved from
Equations (7.4) and (7.5), it can be used to solve for the temperature field
through a conjugate heat transfer analysis, governed by Equations (7.9) and
(7.10).
The electromagnetic and conjugate heat transfer analyses are coupled
through temperature-dependent material properties, which makes the prob-
lem nonlinear in nature. At each step in the time-marching scheme, the
fixed-point iteration technique is utilized to solve the nonlinear problem.
The volumetric heat generation in Equations (7.9) and (7.10) consists of two
parts: the power dissipation calculated from the electromagnetic analysis and
the heat generation from active device layers. In the conjugate heat trans-
fer analysis, one solves for temperature distributions in both solid and fluid.
Based upon the temperature distributions, material properties are updated.
With the updated material properties, electromagnetic and conjugate heat
transfer analyses are performed in another iteration. The same mechanism
is carried out through all the iterations until a convergence is achieved and
through all time steps until a thermal steady state is obtained.
The materials and the corresponding properties employed in this chapter
are shown in Table 7.1. The temperature-dependent resistivity or permittiv-
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Figure 7.2: Geometry of a rectangular microchannel.
Table 7.1: Material properties
Temperature
coefficient
(K−1)
Thermal
conductivity
(W m−1K−1)
Density
(kg m−3)
Specific heat
capacity
(J kg−1K−1)
Copper 3.9× 10−3 400 8.7× 103 385
Silicon 1.3× 10−3 Equation (8.32) 2.3× 103 703
Silicon Dioxide N/A Equation (8.33) 2.2× 103 730
Water N/A 0.6 1.0× 103 4200
ity share the same expression as
ζ = ζ0 [1 + α(T − T0)] (7.13)
where ζ0 is the resistivity or permittivity at temperature T0 and α is the
temperature coefficient. The temperature coefficient of copper in Table 7.1
is associated with its resistivity, which has a value of 1.7 × 10−8 Ωm at the
room temperature. The temperature coefficient of silicon in Table 7.1 is
associated with its permittivity, which is extracted from the measured data
in [94]. At the room temperature, the relative permittivity of silicon is 11.65
and its effective loss tangent is 0.005 [94]. According to the measured data in
[76], the thermal conductivity of copper remains very close to 400 Wm−1K−1
from the room temperature and all the way up to 800 K. The temperature-
dependent thermal conductivities of the silicon and silicon dioxide take the
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empirical forms as
κSi = 2.475× 105 T−1.3 (273K ≤ T ≤ 1000K) (7.14)
κSiO2 = 1.02278 + 0.00121T (273K ≤ T ≤ 600K) (7.15)
which are based on the measurements in [76].
7.2.2 Validation of the Modeling of Integrated Microchannel
Cooling
To validate the model of the integrated microchannel cooling, we consider a
problem described in [95] and compare the results obtained through the pro-
posed simulation against the experimental studies in [95]. The microchannels
under consideration are machined from a copper block and deionized water
is driven through the channels by pressured nitrogen gas. There are five
different test sections of such microchannels fabricated with different widths
[95] and we pick one to perform the validation, which has dimensions as fol-
lows: W = 194 µm, H = 884 µm, and L = 25.4 mm. An average heat flux
of 45 W/cm2 is applied at the base of the channel and the same value is
maintained during the experiment.
In order to perform the comparison, a few parameters are introduced in the
following. The Reynolds number is a dimensionless quantity defined as the
ratio of inertial force and viscous force. For low Reynolds numbers, laminar
flow occurs where the viscous force dominates. The Reynolds number is
defined by
Re =
UDh
ν
(7.16)
where the hydraulic diameter Dh is given by
Dh =
4× (cross-sectional area)
wetted perimeter
=
2WH
W +H
(7.17)
The hydraulic diameter associated with this particular example is Dh =
318 µm. The Nusselt number is another dimensionless quantity, which rep-
resents the enhancement of heat transfer through convection resulting from
a fluid flow in comparison with conduction across the fluid. The average
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Nusselt number is defined by
Nu =
hDh
κ
(7.18)
where h is the average heat transfer coefficient defined as
h =
Q
L(W + 2H)(Tw − Tm) (7.19)
where Tw is the average wall temperature, Tm is the mean fluid temperature,
and Q represents the rate of total heat removed by microchannel cooling.
The mean fluid temperature at the outlet is defined by
Tm,o =
∫
S
T~u · d~S
Qr
(7.20)
With these parameters, the average Nusselt number as a function of the
Reynolds number is computed and plotted in Fig. 7.3. It can be seen that
the simulation results agree very well with those from the measurement. The
steady-state temperature distributions at the inlet, outlet, and the middle of
the microchannel are depicted in Fig. 7.4. As the incompressible fluid flows
through the channels, its temperature increases by absorbing heat from the
surroundings. The development of a thermal boundary layer in the fluid
is shown clearly in Figs. 7.4 and 7.5. As can be seen, the conjugate heat
transfer analysis resolves the exponential decay of the temperature field in
the downstream flow of liquid as the thermal boundary layer becomes fully
developed, which is known as the thermal-wake phenomenon [96].
7.2.3 Efficiency Enhancement of the Co-Simulation
Because the volumetric discretization in FEM for practical problems may
lead to system matrices with millions of unknowns, it is necessary to en-
hance the efficiency of the co-simulation so that it can be used effectively for
analyzing and optimizing practical and large-scale 3-D IC designs. In this
chapter, the efficiency of the co-simulation is enhanced through the incor-
poration of two schemes: the adaptive time stepping scheme for the overall
efficiency of the transient analysis and the domain decomposition scheme and
its enabled parallel computing for the efficiency associated with each itera-
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Figure 7.3: Average Nusselt numbers obtained through the proposed
simulation and compared with measurement in [95].
(a) (b)
(c)
Figure 7.4: Steady-state temperature distributions at (a) the inlet, (b) the
middle, and (c) the outlet of the microchannel.
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Figure 7.5: Three-dimensional view of the steady-state temperature
distribution and the development of the thermal boundary layer.
tion within a time step. The adaptive time-marching scheme is based on the
algorithm of proportional-integral-derivative (PID) control and the details
for its incorporation into the electrical-thermal co-simulation can be found
in [88]. The adaptive time stepping enables the automatic generation of
non-uniform time steps and the automatic detection of thermal steady state
by utilizing the first-order nature of the thermal response. The domain de-
composition scheme divides the computational domain into non-overlapping
subdomains and enforces the continuity of field quantities at the subdomain
interfaces based on the FETI method. The assembly and factorization of the
system matrices of individual subdomains and the calculation of the field in
the individual subdomains can be performed independently and in parallel.
The iterative solution of the reduced system at the interfaces can also be par-
allelized with a good parallel efficiency. The domain decomposition scheme
thus enables the parallel computing with multiple processors at a very high
parallel efficiency, which has been demonstrated in [43], [70], and [86]. All
computations are performed on the CISCO Arcetri cluster, with each node
equipped with sixteen 2.70-GHz Intel Xeon E5-2680 processors.
7.3 Numerical Example
The numerical example used to demonstrate the capability and the efficiency
of the developed co-simulation is shown in Fig. 7.6. A substrate-integrated-
waveguide (SIW) step filter together with its tapered feeding lines is embed-
ded in a silicon substrate. Another two layers of silicon are placed above
118
Figure 7.6: Geometry of a 3-D structure including a
substrate-integrated-waveguide (SIW) step filter and integrated
microchannels.
and below the layer of SIW step filter, respectively. The adjacent layers of
silicon are bonded by one interlayer of dielectric made of silicon dioxide. A
microchannel layer is integrated in the same layer of the SIW step filter.
For simplicity, only the SIW filter layer, the integrated microchannels, and
the bottom layer of silicon are shown in Fig. 7.6. The detailed geometrical
information of the structure is provided in Table 7.2, where H is the height
of the silicon substrate enclosing the SIW filter; W is the width of entire the
structure; wch, hch, and pch are the width, height, and pitch of the integrated
microchannels; Hd is the thickness of the silicon layers on the top and bot-
tom; li (i = 1, 2, ..., 5) is the separation between adjacent stubs of the SIW
filter; hi (i = 1, 2, ..., 6) is the length of individual stubs of the SIW filter; r
denotes the radius of the vias; p is the separation of two neighboring vias and
is measured between the centers; wl is the width of the input line; and wa
and la are the width and length of the tapered line, respectively. The height
and width of the microchannel are 1.8 and 1.5 mm, respectively.
7.3.1 Thermal Analysis with Integrated Microchannel Cooling
To study the problem, the bottom silicon substrate is considered as the layer
that accommodates active devices. Due to the heat generation, an input
heat flux of 35 W/cm2 is applied at the base of the silicon layer that encloses
the SIW filter. The average temperatures of the SIW filter layer without
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Table 7.2: Geometrical information of the structure shown in Fig. 7.6; all
the dimensions are in terms of mm
H W wch hch pch Hd
3.78 19.58 1.42 1.42 6.75 0.94
l1 l2 l3 l4 l5 wi
5.9294 7.2913 7.6108 7.2913 5.9294 1.8876
h1 h2 h3 h4 h5 h6
1.3857 2.1271 2.3755 2.3755 2.1271 1.3857
la wa wsiw r p wl
8.9661 4.5302 10.1458 0.1180 0.4719 1.3024
Figure 7.7: Average temperature of the SIW filter layer with and without
integrated microchannel cooling.
integrated microchannels and with integrated microchannels of different flow
velocities are plotted in Fig. 7.7. Note that the adjacent channels have oppo-
site directions of fluid flow in order to achieve a more uniform temperature
distribution at the SIW filter layer. In the situation where no integrated mi-
crochannel cooling is employed, the thermal steady state is reached at around
25 s when the average temperature of the SIW filter layer reaches its maxi-
mum of 390 K. When eight microchannels are integrated into the SIW filter
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(a)
(b)
(c)
Figure 7.8: Top views of the steady-state temperature profiles of the cross
section over the microchannel layer with (a) U = 0.01 m/s, (b) U = 0.1
m/s, and (c) U = 0.3 m/s.
layer with an inlet temperature at 293 K and flow velocity of 0.1 m/s, the
thermal steady state is achieved at about 12 s and the average temperature
of the SIW filter layer is lowered to 342 K. Finally, the integrated microchan-
nels with an average flow velocity of 0.3 m/s lowers the temperature by 52
degrees compared to the situation when no microchannels are employed.
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Figure 7.9: Size of time step in the adaptive time stepping scheme under
spatially time-varying power.
With different average flow velocities, the temperature development of the
fluid differs especially at the interface between fluid and walls, which can be
seen from Fig. 7.8. Even though the temperature can be lowered down by
injecting coolant into the channels at a higher velocity (0.3 m/s), the mi-
crochannels of a lower average velocity (0.1 m/s) is more effective in terms of
cooling. The effectiveness of fluidic cooling is proportional to the temperature
difference between the outlet and the inlet.
In all four cases shown in Fig. 7.7, adaptive time stepping is utilized to
obtain the transient thermal response. The predefined simulation time is
set as 40 seconds. In the case with an average flow velocity of 0.1 m/s and
the initial time step of 0.1 s, it takes 42 time steps and a total number
of 142 iterations to automatically detect the thermal steady state. As the
temperature approaches steady state, the time step enlarges itself and the
time step size reaches 3.17 s at the last step of the time marching. As a
comparison, with the identical setup, the convectional time stepping scheme
with a uniform time step size would take 400 time steps.
The adaptive time-stepping scheme has the capability of dealing with spa-
tially time-varying power. In the implementation, a predicted time step
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should never go beyond the transition point where the power changes. In
that case, the transient temperature profile resulting from a power change
can be accurately captured. Figure 7.9 shows two cases where the power of
the central part changes at 20 seconds, including an increase to 52 W/cm2
and a decrease to 25 W/cm2. It can be seen from Fig. 7.9 that the time step
is reset to the initial value upon the power change. The total number of time
steps increases due to the power change but it is still much smaller than that
in the convectional time stepping with a constant time step.
7.3.2 Thermal Impact on the Electromagnetic Characteristics
The SIW step filter has a 3 dB passing band between 5.95 and 6.6 GHz. As
the temperature increases toward steady state, it alters the material proper-
ties, which further impact the electromagnetic characteristics of the filter. As
shown in Fig. 7.10(a), as the temperature increases, the passing band shifts
toward lower frequencies. The maximum shift of 0.3 GHz occurs at 25 s when
the temperature reaches steady state. Out of the passing bandwidth of 0.65
GHz, the shift takes up 46%. However, the instability of the filters due to the
temperature increase can be mitigated by integrated microchannel cooling,
which is shown in Fig. 7.10(b), where the shift of the passing band is reduced
to 0.15 GHz. A slight change of the insertion loss due to temperature rise is
shown in Fig. 7.10(c), whereas the bandwidth shows little variance. This is
because the temperature beneath the region of the SIW is relatively uniform
as shown in Fig. 7.11, which results in the shift of the passing band whereas
the bandwidth remains basically unaffected. The sensitivity of the SIW filter
resulting from the temperature increase is shown in Fig. 7.12.
7.3.3 Thermal Hotspots Cooling
In the above situations, the SIW filter layer is considered as victim due
to the heat generation at the bottom active device layer. However, in the
high-power applications, the filter itself may consume a significant amount of
power and cause serious thermal issues as well. In this example, in addition
to the input heat flux of 35 W/cm2 at part of the active device layer, an
input of 200 W is injected to the 3-D structure through the wave port of
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Figure 7.10: Passing band of the SIW filter (a) without and (b) with
integrated microchannels as temperature approaches steady state and the
zoomed-in view (c). The average fluid velocity is chosen as 0.3 m/s.
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Figure 7.10: (cont.)
Figure 7.11: Temperature profile of the SIW filter of the lateral dimension.
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Figure 7.12: Sensitivity of the SIW filter resulting from temperature
increase over time.
the SIW step filter. Due to the lossy substrate and the corresponding power
dissipation in the SIW filter layer, a significant increase of temperature takes
place within the structure. In addition, the localized over heating known
as thermal hotspots is also observed, which is shown in Fig. 7.13(a). The
temperature profile in Fig. 7.13(a) is associated with an input signal of 6.5
GHz. At the room temperature, the insertion loss denoted by S21 is 3.3 dB,
whereas the insertion loss is increased to 4.8 dB due to the thermal hotspots.
To alleviate this problem, the integrated layer of microchannels is adopted to
cool the thermal hotspots and mitigate their impact on the electromagnetic
characteristics. For example, we can use two microchannels at the locations
where thermal hotspots appear, which not only lower the temperature as
shown in Fig. 7.14 but also achieve a more uniform temperature distribution
as shown in Figs. 7.13(a) and (b). When eight microchannels are employed,
the temperature is decreased by 30 degrees, which can be seen in Fig. 7.14.
The mitigation of the thermal impact on the electromagnetic characteristics
by using the integrated microchannel cooling is shown in Fig. 7.15, for which
the average flow velocity is chosen as 0.3 m/s.
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(a)
(b)
(c)
Figure 7.13: Temperature distribution with thermal hotspots in the
integrated microchannel layer (a) without microchannels, (b) with two
microchannels, and (c) with eight microchannels. A slant cut is made
across the second microchannel in Fig. 7.13(c) to show the fluid flow in the
microchannel.
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Figure 7.14: Average temperature of blocks 1 and 2 with and without the
integrated microchannel cooling. Note that block 1 denotes the region
surrounding the 7th microchannel and block 2 denotes that surrounding the
8th microchannel.
Table 7.3: Computation characteristics of the co-simulation
Solver Total
number
of DOFs
(million)
Number
of
subdomains
Number
of
processors
Time
of
factorization
Time of
solving
interface
problem
Time of
extracting
fields
EM 1.3 9 9 7.47 s 20.68 s 0.92 s
Thermal 1.5 18 18 2.85 s 28.13 s 0.79 s
7.3.4 Computational Information
The computational information of the co-simulation is provided in Table 7.3.
In the co-simulation, each individual analysis deals with different portions of
the design and utilizes a different number of processors. In this particular
example, the electromagnetic analysis is only performed on the SIW filter
layer, the fluid analysis is applied to the microchannels, and the conjugate
heat transfer analysis is applied to the entire structure. The electromagnetic
analysis utilizes nine processors and the conjugate heat transfer analysis takes
18 processors. The time recorded in Table 7.3 is for one iteration in solving
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Figure 7.15: Impact on the insertion loss from the thermal hotspots and the
integrated microchannel cooling.
the nonlinear problem within each time step. It takes at most five iterations
for the nonlinear problem to achieve a convergence with the residual reduced
below 10−8. As a reference, the factorization in the conventional FEM by
a direct solver with nine processors takes 78.2 seconds. The FETI-enabled
parallel computing outstands in dealing with large-scale problems due to
its high parallel efficiency and scalability. By utilizing proportionally more
processors and subdomains, a large problem can be solved within a similar
amount of time to that of a much smaller one.
7.4 Conclusion
In this chapter, a multiphysics-based co-simulation technique is developed
based on the finite element method. The co-simulation integrates full-wave
electromagnetic, fluid, and transient conjugate heat transfer analyses into a
single scheme in order to characterize a 3-D IC with integrated microchannel
cooling. By solving the governing equations of fluid flow subject to the no-
slip condition, the velocity field is obtained analytically for the incompressible
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and fully developed flow. Based on the obtained motion of fluid flow, the con-
jugate heat transfer analysis provides the temperature profiles of both solid
and fluid and the corresponding temporal evolution. Due to the temperature-
dependent material properties, the full-wave electromagnetic and conjugate
heat transfer analyses are coupled through an iterative scheme and a non-
linear problem is solved at each step in the time-marching scheme. As for
many practical designs, a 3-D simulation has to deal with very large ma-
trix systems resulting from the volumetric discretization, which can be very
computationally intensive. To this end, the adaptive time stepping, domain
decomposition, and parallel computing are incorporated in the co-simulation
to enhance the computational efficiency. Consequently, the accuracy of a 3-D
modeling is attained and at the same time a significant reduction in compu-
tation time is achieved. The capability and efficiency of the co-simulation are
demonstrated through a 3-D IC design with multiple stacked-up layers. The
effectiveness of the integrated microchannel cooling in heat removal from
both adjacent active device layers and localized over-heating is illustrated
through the numerical example. The thermal impacts on the high-frequency
electromagnetic characteristics of the design have also been shown with the
numerical example.
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CHAPTER 8
COUPLED
ELECTRICAL-THERMAL-MECHANICAL
SIMULATION FOR THE RELIABILITY
ANALYSIS OF LARGE-SCALE 3-D
INTERCONNECTS
8.1 Problem Statement
The advancement of semiconductor technology has been driven by the contin-
uous scaling of process technologies to achieve further reductions of feature
sizes and increases in packing densities. However, the continuous scaling
results in significant increases of heat power generation per unit area and
poses great challenges for heat removal. Under high operating temperatures,
reliability of interconnects becomes one of the major concerns in integrated
circuit designs. It has been demonstrated that an increase of the operating
temperature from room temperature (25 ◦C) to 100 ◦C leads to a 30% in-
crease of the time delay [97] because of the temperature-dependent resistivity
of metal interconnects. Besides, thermally-induced voltage drops may pre-
vent transistors from switching states and cause malfunctions or even failures
of the entire system. Electro-migration is another persistent reliability con-
cern that is temperature-dependent. As described in Black’s equation, the
mean time to failure (MTF) associated with electro-migration has an expo-
nential dependence on temperature. Another category of reliability concerns
is related to the situations when electrical designs undergo thermal loadings.
Thermal stresses of substantial amplitudes often arise from large temperature
gradients and mismatches of thermal expansion coefficients and tend to con-
centrate at very small regions during both manufacture and operation [13].
Mechanical fatigue failures can occur because of repeated and localized high
thermal stresses. For example, Fig. 8.1(a) shows the lift-off of an aluminum
bonding wire occurring at the wire-chip interface under power cycling [98]
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(a) (b)
Figure 8.1: Mechanical fatigue failures of (a) a bonding wire [98] and (b) a
solder joint [99].
and Fig. 8.1(b) shows a crack initiated and propagating within a solder joint
on an organic substrate under thermal cycling [99].
Figure 8.1 shows that reliability concerns of interconnects involve mul-
tidisciplinary, specifically, electrical, thermal, and mechanical, aspects of a
design. Because of the continuous reduction of feature sizes, it becomes more
and more challenging to obtain precise values of deformations and stresses
through direct measurements. Experimental methods employed to retrieve
information of deformations and stresses include but are not limited to X-ray
diffraction (XRD) methods based on the changes in lattice spacing for metal
lines and wafer curvature methods based on the changes in the curvatures
of substrates, both of which can merely provide averaged values of stresses
rather than the detailed distributions and localized high values of stresses
[100]. Mechanical failures can also be captured through imaging methods
such as those with scanning electron microscopy (SEM) and cautiously pre-
pared samples, which, nevertheless, only deliver qualitative information for a
further reliability analysis. The retrieval of temperature distribution through
measurements can be difficult and challenging too. For example, infrared
thermal CCDs are usually employed for measuring temperatures of bond-
ing wires, whereas the image pixel resolution is sometimes greater than the
dimension of the wires themselves [101]. To achieve a higher accuracy of
temperature measurements for thin bonding wires, optical devices have been
considered as alternatives [102].
Comparing to the experimental methods, three-dimensional (3-D) numer-
ical simulations possess unique advantages for providing detailed distribu-
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tions of temperature, deformations, and stresses in the interconnect struc-
tures. Among the many well-known numerical methods, the finite element
method (FEM) prevails owing to its unmatched capability of modeling com-
plex geometries and material properties [10]. Therefore, the multi-physics
simulation based on FEM becomes an important approach to analyzing the
electrical, thermal, and mechanical aspects and the ever increasing couplings
among the multidisciplinary aspects of interconnects. In the past, the coupled
electrical-thermal-mechanical simulation based on FEM has been proposed
and applied to bonding wire structures [103] and through-silicon-via (TSV)
structures [104]. Electrical-thermal co-simulations based on FEM have also
been proposed for high-frequency characterization of TSV structures [86],
power distribution networks (PDNs) analysis [43, 70], and characterization
of carbon-based heterogeneous interconnects [105].
It is well known that for large-scale 3-D interconnect structures, the vol-
umetric discretization in FEM may result in system matrices with millions
of unknowns. Consequently, despite the existence of the coupled electrical-
thermal-mechanical simulation, the bottleneck imposed by the computational
burden prevents the 3-D simulation from gaining further popularity. There-
fore, in this chapter, a coupled electrical-thermal-mechanical simulation with
an improved computational efficiency is devised for analyzing practically
large-scale problems. The enhanced efficiency in dealing with large-scale
problems is realized through utilizing a domain decomposition scheme, par-
allel computing, and the localized nature of thermal stresses in interconnect
structures. The domain decomposition scheme used is called the finite ele-
ment tearing and interconnecting (FETI), which divides the computational
domain into small non-overlapping subdomains so that the assembly and fac-
torization of the system matrices of individual subdomains can be performed
independently and in parallel with multiple processors at a very high parallel
efficiency. The steady-state temperature distributions associated with indi-
vidual subdomains are taken as input to the mechanical analysis to obtain
distributions of deformations, stresses, and strains. The mechanical analysis
is performed within individual subdomains and in parallel. Consequently, the
proposed coupled simulation is able to simulate and analyze practically large-
scale problems in a highly efficient manner. To validate the implementation
and demonstrate the capability and efficiency of the proposed simulation,
numerical examples involving arrays of solder bumps and bonding wires are
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provided.
8.2 Coupled Simulation and Parallel Computing
This section provides detailed formulations associated with individual physics,
the finite element implementation, and the coupling and parallel computing
schemes in the multi-physics simulation.
8.2.1 Formulations of Individual Physics
The electrical analysis starts with the current continuity equation, which is
expressed as
∇ ·
(
~J +
∂ ~D
∂t
)
= 0 (8.1)
The current continuity equation can be re-written in terms of electrical po-
tential φ as
∇ ·
(
σE∇φ+ E∇∂φ
∂t
)
= 0 (8.2)
through the relations ~J = σE ~E, ~D = E ~E, and ~E = −∇φ, where E and σE
are the permittivity and electrical conductivity of the materials, respectively.
The inclusion of the displacement current is to account for the capacitive
effect. In the electrical analysis, Equation (8.2) is solved subject to the
Dirichlet boundary condition
φ = φd (8.3)
and the impedance boundary condition
nˆ · σE∇φ = φ
RS
(8.4)
whereR and S are the resistance and the cross-sectional area of the impedance
boundary, respectively.
The governing equation of the thermal analysis is based on conservation
of energy and can be written as
ρcp
∂T
∂t
= ∇ · (κ∇T ) + q (8.5)
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where ρ is the mass density, cp is the specific heat capacity, κ is the thermal
conductivity, T denotes temperature, and q represents the rate of volumetric
heat generation. In the thermal analysis, Equation (8.5) is solved with the
Dirichlet boundary condition
T = Td (8.6)
where Td denotes a constant temperature, and air convection boundary con-
dition
nˆ · (κ∇T ) = −h(T − Ta) (8.7)
where h and Ta are the convective heat transfer coefficient and the ambient
temperature, respectively.
The mechanical analysis in the coupled simulation is based on the the-
ory of linear thermo-elasticity, which consists of the infinitesimal strain-
displacement relations
ij =
1
2
(
∂ui
∂xj
+
∂uj
∂xi
)
(8.8)
the constitutive relation
σij = Cijkl (kl − αδkl∆T ) (8.9)
and the conservation of momentum (Newton’s law)
ρ
∂vi
∂t
=
∂σij
∂xj
+ fi (8.10)
where xi(i= x, y, z) denotes the space coordinate, ui, vi, fi are the compo-
nents of the displacement vector, velocity vector, and body force per unit
volume, respectively, ij and σij represent the components of the strain and
stress tensors, respectively, Cijkl denotes the stiffness coefficient, α represents
the thermal expansion coefficient, and ∆T is the temperature change from
a reference, in this chapter, the room temperature, at which the structure
is regarded as free of stress. Note that steady-state assumption is made in
this chapter such that the left-hand side of Equation (8.10) becomes zero.
However, we still keep the transient term in Equation (8.10) to make a more
general formulation. By substituting Equations (8.8) and (8.9) into Equation
(8.10), one arrives at the governing equation of the thermal-stress analysis,
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which can be written as
1
2
∂
∂xj
[
Cijkl
(
∂uk
∂xl
+
∂ul
∂xk
)]
= − ∂
∂xj
(Cijklαδkl∆T )− fi (8.11)
In the thermal-stress analysis, Equation (8.11) is solved under the displace-
ment boundary condition
ui = ud (8.12)
where ud denotes a constant displacement component.
8.2.2 Finite Element Implementation
In the finite element implementation of the thermal-stress analysis, the com-
putational domain is discretized into tetrahedrons. The displacement vector
{u} at an arbitrary point within a tetrahedron can be related to the dis-
placement components at the nodes of the tetrahedron through interpolation,
which can be written as
{u} = [N ] {q} (8.13)
where {q} contains the displacement components at all the nodes and [N ]
containing the interpolation functions is in the form of
[N ] =
N1 0 0 · · · Ni 0 0 · · ·0 N1 0 · · · 0 Ni 0 · · ·
0 0 N1 · · · 0 0 Ni · · ·
 (8.14)
According to the infinitesimal strain-displacement relations in Equation (8.8),
the strain vector {} can be represented by the displacement components at
all the nodes as
{} = [D] {u} = [D] [N ] {q} = [B] {q} (8.15)
The strain vector {} includes all the six different strain components, which
can be explicitly written as
{} =
{
x y z γxy γyz γzx
}T
(8.16)
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and the differential operator [D] is expressed as
[D] =

∂
∂x
0 0 ∂
∂y
0 ∂
∂z
0 ∂
∂y
0 ∂
∂x
∂
∂z
0
0 0 ∂
∂z
0 ∂
∂y
∂
∂x

T
(8.17)
Similarly, the stress vector {σ}, containing all the six different stress compo-
nents, can be written as
{σ} =
{
σx σy σz τxy τyz τzx
}T
(8.18)
According to the constitutive relation in Equation (8.9), the stress vector can
also be written in terms of the displacement components at all the nodes as
{σ} = [Ec] ({} − {T}) = [Ec] [B] {q} − [Ec] {T} (8.19)
It is worth mentioning that {T} represents the strain due to temperature
change, which is expressed as
{T} =
{
α∆T α∆T α∆T 0 0 0
}T
(8.20)
The constitutive matrix [Ec] can be written as
[Ec] =

λ+ 2µ λ λ 0 0 0
λ λ+ 2µ λ 0 0 0
λ λ λ+ 2µ 0 0 0
0 0 0 µ 0 0
0 0 0 0 µ 0
0 0 0 0 0 µ

(8.21)
where
λ =
νE
(1 + ν)(1− 2ν) (8.22)
µ =
E
2(1 + ν)
(8.23)
Note in Equations (8.22) and (8.23), E is Young’s modulus and ν is Poisson’s
ratio. Through the finite element implementation together with Equations
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(8.13), (8.15), and (8.19), a matrix equation can be obtained as
[K] {q} = {fe}+ {fT} (8.24)
where
[K] =
∫
V
[B]T [Ec] [B] dV (8.25)
{fe} =
∫
V
[N ]T {fV } dV +
∫
S
[N ]T {fS} dS (8.26)
{fT} =
∫
V
[B]T [Ec] {T} dV (8.27)
Note that in Equation (8.26), {fV } and {fS} are vectors containing the body
and surface forces, respectively. Upon obtaining the values of displacement
fields, one can calculate strains and stresses through Equations (8.15) and
(8.19). In order to determine if the computed stresses will bring out reliability
concerns, the Von Mises yield condition is adopted in this chapter, which is
based on the distortion energy theory [13]. The Von Mises stress is defined
by the second invariant of the stress tensor and can be written as
σVon =
{
1
2
[
(σx − σy)2 + (σy − σz)2 + (σz − σx)2
]
+3
(
τ 2xy + τ
2
yz + τ
2
zx
)} 12
(8.28)
The detailed finite element implementations of the electrical and thermal
analyses can be found in [70].
8.2.3 Coupling and Parallel Computing Schemes
The multi-physics simulation consists of electrical-thermal and thermal-stress
simulations. In the electrical-thermal simulation, the dissipated power cal-
culated in the electrical analysis is taken as the heat source in the thermal
analysis and the material properties in both the electrical and thermal anal-
yses are updated from the temperature distributions. The dissipated power
can be written as
PJoule = σ| ~E|2 (8.29)
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Due to the nonlinearity brought by the temperature-dependent material
properties, fixed-point iteration is used at each time step of the transient
analysis. The mechanical coupling term between strain and temperature in
the heat conduction equation, Equation (8.5), is neglected by assuming
T
∂σ˙i
∂xi
= 0 (8.30)
such that the coupling in the thermal-stress simulation becomes one-way and
only from temperature to stress.
In order for the multi-physics simulation to become powerful and prac-
tical, its computational efficiency has to be improved while dealing with
large-scale problems. This can be achieved by utilizing a highly efficient do-
main decomposition scheme, parallel computing, and the localized nature of
thermal stresses in the interconnect structures. The domain decomposition
scheme used in the electrical-thermal simulation is called FETI, which divides
the computational domain into non-overlapping subdomains and stitches the
subdomains back through the enforcement of continuity of voltage, current,
temperature, and heat flux at the subdomain interfaces. As such, the fac-
torization of one single large system matrix is avoided and the assembly and
factorization of much smaller system matrices belonging to individual sub-
domains can be performed independently and in parallel. The calculation of
voltage and temperature can also be performed completely in parallel and
within individual subdomains. Therefore, FETI enables the parallel comput-
ing with multiple processors at a very high parallel efficiency, which has been
demonstrated in [35] and [106]. Besides, unlike in the electrical analysis where
electrical fields propagate through the entire computational domain, thermal
stresses in the interconnect structures are often localized and tend to concen-
trate at very small regions of large temperature gradients and mismatches of
thermal expansions. The localized nature of thermal stresses can be utilized
in the multi-physics simulation and stresses can be calculated based on the
steady state temperature distributions of individual subdomains, which is
also in parallel with multiple processors. All computations are performed on
the CISCO Arcetri cluster, with each node equipped with sixteen 2.70-GHz
Intel Xeon E5-2680 processors.
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8.3 Numerical Examples
In this section, numerical examples are provided to verify the implementa-
tion of the multi-physics simulation and to demonstrate its capability and
efficiency. The material properties appearing in the numerical examples are
listed in Table 8.1 for metal interconnects and Table 8.2 for dielectrics. The
temperature-dependent resistivity of metal interconnects can be written as
ζ = ζ0 [1 + αT(T − T0)] (8.31)
where ζ0 denotes the resistivity at temperature T0 and αT is the temperature
coefficient. The temperature-dependent thermal conductivities include
κSi = 2.475× 105 T−1.3 (273K ≤ T ≤ 1000K) (8.32)
for silicon substrate [70, 107], and
κSiO2 = 1.02278 + 0.00121T (273K ≤ T ≤ 600K) (8.33)
for silicon dioxide [70, 108], and
κAl2O3 = 5.5 + 34.5 e
−0.0033(T − T0)
(273K ≤ T ≤ 1000K) (8.34)
for alumina [77].
8.3.1 Validation of Thermal-Stress Modeling
The validation of the electrical-thermal part in the multi-physics simulation
can be referred in [43, 70, 86]. The beam shown in Fig. 8.2 is used to validate
the thermal-stress part in the simulation. The copper-made beam has the
dimension of 30× 0.5× 0.5 µm3. The top and bottom surfaces of the beam
are held at 333 K and 293 K, respectively, such that the variation of temper-
ature is linear along the z-axis. First, one end of the beam is fixed to form
a cantilever. Due to the linear variation of temperature along the z-axis,
deflection is observed and shown in Fig. 8.2. Note that the blurred region
in Fig. 8.2 represents the initial location of the cantilever before deflection.
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Figure 8.2: Temperature profile of a cantilever before and after a
thermally-induced deflection.
Figure 8.3: Deflections of a cantilever and a two-fixed-ended beam.
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Table 8.1: Material properties of metal
Electrical
conductivity
(S m−1)
Temperature
coefficient
(K−1)
Thermal
expansion
coefficient
(10−6 K−1)
Young’s
modulus
(GPa)
Poisson’s
ratio
Copper 5.98× 107 3.9× 10−3 17 110 0.35
Nickel 1.43× 107 6.0× 10−3 13.4 210 0.31
Solder 6.67× 106 4.2× 10−3 21 10 0.4
Table 8.2: Material properties of dielectric
Relative
permittivity
Thermal
conductivity
(W m−1K−1)
Thermal
expansion
coefficient
(10−6 K−1)
Young’s
modulus
(GPa)
Poisson’s
ratio
Si 11.9 Equation (8.32) 2.6 170 0.28
Silicon Dioxide 4.0 Equation (8.33) 0.5 70 0.17
Alumina 9.4 Equation (8.34) 8 300 0.222
The deflection of a cantilever under the linear variation of temperature has
an analytical solution. A good agreement between the analytical solution
and that obtained from the proposed simulation is demonstrated in Fig. 8.3.
For a further validation, both ends of the beam are fixed. Under the linear
variation of temperature along the z-axis, the deflection at the top surface of
the beam is depicted in Fig. 8.3. It can be seen that expansion at the ends
of the beam first occurs and compression takes place toward the center of
the beam. As a comparison, the solution obtained through COMSOL Mul-
tiphysics [49] is also shown in Fig. 8.3, which agrees well with that obtained
with the proposed simulation.
8.3.2 Large-Scale Analysis of Solder Bump Array
Since first introduced by IBM in 1960s as a means of interconnection between
die and thick film metalization on alumina, solder bumps have been widely
used in the flip-chip technology. Fatigue failure arising from fluctuating tem-
peratures and alternating stresses is considered as the most serious threat
to the integrity of solder bumps [109]. The fatigue failure analysis of solder
bumps normally involves multidisciplinary aspects of the interconnects as
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well as a large problem size, which is a perfect test case to demonstrate the
capability of the proposed large-scale simulation. Figure 8.4 shows an array
of solder bumps, consisting of a total number of 96 solder bumps connected
through redistribution layers on the top and bottom and grouped into 16
columns. Each column forms a daisy chain structure. The detailed geomet-
rical information is as follows: the length of the nickel-made electrodes (a in
Fig. 8.4) is 130 µm; the height of the solder bump (h in Fig. 8.4) is 240 µm;
the radius of the solder bump is 170 µm; the width of the copper-made re-
distribution layer is 300 µm; and the pitch measured between the centers of
two adjacent columns is 740 µm. At the two ends of each column, terminals
are defined as power and ground, respectively. The bottom surface of the
structure is assumed to have the constant room temperature of 293 K.
A trapezoidal pulse train is injected into the solder bump array through
the power terminals. As shown in Fig. 8.5, the pulse has a rising time of 3 ms
and falling time of 2 ms. The maximum temperature within the solder bump
array varying with time is depicted in Fig. 8.5. The temperature stabilizes
at 5.5 ms, reaching 375 K. The temperature profiles at 1 ms and 5.5 ms are
captured in Fig. 8.6, which shows localized overheating occurring within the
solder bumps and the nearby redistribution layer. The dissimilar materials
in the structure expand at very different rates due to the large temperature
gradient and the mismatches of thermal expansion coefficients. Therefore,
large stresses take place as shown in Fig. 8.7. Figure 8.7(a) is a 3-D view of
the distributions of Von Mises stresses where the interfaces of the dissimilar
materials have localized high values of stresses. The maximum stress of 220
MPa occurs around the edges of the solder bumps and the middle portion
of the redistribution layer. It can be seen from Fig. 8.7(b) that the stresses
concentrate in small areas and decrease rapidly away from those locations.
As a reference, the plastic yield strength of a thin film copper is 225 MPa for
a thickness of 3.015 µm and 300 MPa for a thickness of 0.885 µm [100]. The
plastic yield strength also varies with dimensions and grain sizes; for example,
the yield strength of micromachined copper thin film beams is estimated in
the range from 2.8 to 3.09 GPa based on measured inelastic deformation
[100].
143
Figure 8.4: Geometry of a solder bump array.
Figure 8.5: Maximum temperature of the solder bump array in Fig. 8.4
under the stress of a trapezoidal pulse train.
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(a)
(b)
Figure 8.6: Temperature distribution of the solder bump array in Fig. 8.4
at (a) 1 ms and (b) 5.5 ms.
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(a)
(b)
Figure 8.7: Distribution of Von Mises stresses within the solder bump array
in Fig. 8.4 of (a) 3-D view and (b) top-view at the surface between the
redistribution layer and the substrate.
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Figure 8.8: Geometry of an array of bonding wires.
8.3.3 Large-Scale Analysis of Bonding Wire Array
Bonding wire is another form of widely used interconnections in the semicon-
ductor industry. Despite the fast growing flip-chip technology and its many
variations, wire bondings are still irreplaceable in the foreseeable future [78].
It is well known that thermal and mechanical reliabilities are major concerns
in the wire bonding interconnects. Therefore, the array of bonding wires in
Fig. 8.8 is taken as the second example to demonstrate the capability of the
proposed simulation. There are a total number of 32 bonding wires, which
are grouped into 16 columns. The detailed geometrical information is as fol-
lows: the height of the silicon substrate (hs in Fig. 8.8) is 2 mm; the height
of the alumina substrate (ha) is 4 mm; the heights of the two copper-made
bonding wires (h1 and h2) are both 3.2 mm; the width of the copper-made
landing pad is 1 mm; the radius of the bonding wire is 0.15 mm; and the pitch
measured between two adjacent bonding wires in the neighboring columns is
5 mm. Note that in Fig. 8.8, each wire has one end of ball bonding and the
other end of wedge bonding. The bottom surface of the structure is assumed
to have the room temperature of 293 K. Within each column, the power ter-
minals are defined on the alumina side and the ground terminals on the die
side.
A trapezoidal pulse train is injected into the bonding wire array through
the power terminals. As shown in Fig. 8.9, both the rising and the falling
time of each pulse are 5 ms. Under the stress of the pulse train, the tem-
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Figure 8.9: Maximum temperature of the bonding wire in Fig. 8.8 under
the stress of a trapezoidal pulse train.
perature within the structure quickly ramps up, reaching 561 K at 120 ms.
The maximum temperature varying with time is depicted in Fig. 8.9. The
temperature distributions at 30 ms and 120 ms are captured in Fig. 8.10.
As shown in Fig. 8.10(b), the maximum temperature occurs at the wedge
bond heel and near the peak of the wires. Over the long run as the de-
vice is repeatedly heated up and cooled down under operations, the huge
temperature fluctuations and the thermally-induced excursions at the wedge
bond heel will often result in failures. Similar to the example of the solder
bump array, distributions of Von Mises stresses of the bonding wire array are
provided in Fig. 8.11 with a 3-D view and two zoomed-in views at the ball
and wedge bonds, respectively. As shown in Fig. 8.11(b), large stresses take
place at the interfaces between the ball pad and the ball neck and between
the ball pad and the substrate, which are the primary causes of wire lift-offs.
The large stresses at the wedge bond and wedge bond heel due to thermally
induced flexing will also cause cracks to initiate and propagate and eventu-
ally lead to failures. All the aforementioned failure modes are successfully
predicted by the proposed simulation with detailed temperature and stress
distributions.
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(a)
(b)
Figure 8.10: Temperature distribution of the bonding wire structure in Fig.
8.8 at (a) 30 ms and (b) 120 ms.
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(a)
(b)
(c)
Figure 8.11: Distribution of Von Mises stresses within the bonding wire
array in Fig. 8.8 of (a) 3-D view, (b) zoomed-in view at the ball bond, and
(c) zoomed-in view at the wedge bond.
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Table 8.3: Computational information of the proposed simulation
Example Solver
DOFs
(million)
Number
of
subdomains
Number
of
processors
Time
of
factorization
Time
of
one step
Solder
bump
Electrical 5.3 16 16 23.5 s
58.6 s
Thermal 5.3 16 16 24.8 s
Mechanical 15.9 16 16 257.5 s 287.5 s
Bonding
wire
Electrical 1.3 16 16 2.9 s
10.8 s
Thermal 1.3 16 16 3.1 s
Mechanical 3.9 16 16 11.5 s 20.3 s
8.3.4 Computational Information
The computational information for the large-scale analysis of the solder bump
and bonding wire arrays is provided in Table 8.3. In both numerical exam-
ples, a total of 16 processors are employed. The time of one step in the
electrical-thermal simulation includes a few Newton-like iterations because
of the nonlinear nature of the problem. It takes around five iterations for the
nonlinear problem to achieve a convergence with the residual reduced below
10−8. Within each Newton-like iteration, it takes around four iterations for
the interface problem [35, 70, 106] arising from FETI to achieve a conver-
gence with the residual reduced below 10−6. As the steady-state assumption
is made in the mechanical analysis, the time of one step provided in Table 8.3
is the total time. It is worthy pointing out that factorizing the linear system
of 1 million degrees of freedoms (DOFs) takes 257.5 seconds whereas with
FETI-enabled parallel computing the factorization time of the linear system
of 5.3 million DOFs is less than 25 seconds.
8.4 Conclusion
In this chapter, a coupled electrical-thermal-mechanical simulation is devel-
oped based on the finite element method. The proposed simulation has the
capabilities of providing detailed distributions of temperature, deformations,
and stresses. It integrates electrical-thermal and thermal-stress simulations
into a single scheme in order to characterize the multidisciplinary aspects
of interconnects in the reliability analysis. The coupling scheme adopted
in the thermal-stress simulation is one-way based on the assumption that
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the mechanical coupling between temperature and strain in heat conduction
is negligible. Due to the temperature-dependent material properties, the
fixed-point iteration is employed in the electrical-thermal simulation to solve
the nonlinear problem at each step in the transient analysis. To improve
the computational efficiency of the coupled simulation for solving practically
large-scale problems, FETI, parallel computing, and the localized nature of
thermal stresses in the interconnect structures are utilized. Consequently,
the advantages of a 3-D modeling are attained and significant reductions in
computation time are achieved. The capability and efficiency of the proposed
simulation are demonstrated through large-scale analysis of solder bump and
bonding wire arrays, both of which are not only major forms of intercon-
nects but also are attracting intensive concerns of reliability. The coupled
simulation is able to provide detailed distributions of temperature, deforma-
tions, and stresses in a highly efficiently manner. As shown in the numerical
examples, concentrated stresses of large amplitude associated several failure
mechanisms have been successfully predicted by the proposed simulation.
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CHAPTER 9
MULTIPHYSICS MODELING IN MICRO-
AND NANO-ELECTROMECHANICAL
SYSTEMS
9.1 Problem Statement
Many micro- and nano-scale devices have been developed such as ultravi-
olet nanowire lasers [110], nanowire arrays [111], carbon nanotubes [112],
and graphene-based devices [113] for a broad range of applications including
electronics, optoelectronics, thermoelectronics, electromechanics, and sens-
ing. As the dimension of the devices continues being scaled at the microm-
eter and even nanometer ranges, thermal characterization becomes critical
in evaluating their performance and resolving reliability concerns. It is also
important to understand the thermal behaviors of the micro- and nano-scale
devices in order to develop novel materials, for example, in designing thermal
insulation and achieving thermoelectric energy recovery. Therefore, many
studies have recently been carried out to characterize the thermal responses
of materials, devices and structures [110, 111, 112, 113, 114, 115, 116, 117]
related to micro- and nano-electromechanical systems (MEMS and NEMS).
However, the characterization of thermal response in MEMS and NEMS
is by nature a multiphysics problem, which should not be limited to the un-
derstanding of heat transfer only. For example, the heat source triggering
the thermal response in MEMS and NEMS is often a result from electrical
current flowing or electromagnetics wave propagating through the system.
Mechanical stress is often induced in MEMS and NEMS due to large tem-
perature gradient and mismatches of thermal expansion coefficients, which
is critical in both designing the functionality and understanding the reli-
ability of a micro- or nano-scale electromechanical device. Therefore, we
apply the multiphysics simulation to characterize the thermal responses of
MEMS and NEMS in this chapter. The multiphysics simulation consists of
the electrical-thermal [43, 70, 86, 88] and the thermal-elastic simulations. In
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the electrical-thermal simulation, the dissipated power under a fixed direct
current (DC) input voltage is calculated in the electrical analysis and is con-
sidered as the heat source in the thermal analysis. The electrical-thermal
simulation is formulated in the transient regime such that both temporal
and spatial profiles of temperature can be obtained. Because of temperature-
dependent material properties, the electrical-thermal simulation deals with
a nonlinear problem within each individual time step. The thermal-elastic
simulation takes the steady-state temperature profile as input and calculates
the displacement fields within a certain structure. It is necessary to have
the multiphysics simulation formulated in three dimensions because both
the lateral and vertical directions are critical paths of heat conduction in the
suspended metal resistive bridge. The 3-D simulation is implemented based
on the finite element method (FEM) because of its unmatched capability of
modeling complex geometries and material properties [10].
To benchmark the proposed multiphysics simulation, a multilayer sus-
pended resistor is fabricated and the thermal measurement technique based
on diffraction phase microscopy (DPM) is performed on the fabricated sus-
pended resistor. DPM is a real-time quantitative phase imaging (QPI)
method [118], which is single-shot and non-destructive. DPM has been ap-
plied in various situations to accurately monitor nanoscale dynamics in-situ
[119, 120, 121, 122, 123, 124, 125]. To be specific, the DPM technique in this
chapter is epi-illumination diffraction phase microscopy (epi-DPM), which is
to reconstruct three-dimensional shape of reflective structures. In this chap-
ter, we applied epi-DPM to characterize the suspended metal resistive bridge
undergoing thermal expansion, of which the accuracy of height measurement
in nanometer scale is achieved. It is worth mentioning that the structure
of the suspended metal resistive bridge has wide applications as a heating
element for tuning photonic membrane devices [126, 127] and for actuating
MEMS devices [128, 129].
Other than the epi-DPM method adopted in this chapter, scanning ther-
mal microscopy (SThM) is one of the promising scanning probe microscopy
(SPM) based measurement techniques, which has been used to investigate
nanoscale thermal phenomena [130, 131] over the past 20 years. Huber and
co-workers investigated a 15 nm transient thermal expansion of a scanning
tunneling microscope (STM) tip based on a combination of an atomic force
microscope (AFM) and a laser as an external heating source [132]. A group
154
led by Meriles and Riedo used a nitrogen-vacancy center in diamond attached
to the apex of a silicon thermal tip as a local scanning temperature sensor
[133]. They obtained nanometer-resolved thermal conductivity maps by com-
bining magnetic resonance and AFM. These methods rely on built-in thermal
sensors on STM or AFM probes, which result in two major challenges: one
challenge is the uncertainty of the heat conduction between the tip and sub-
strate; and the other challenge comes from the fabrication of the nanoscale
tip and temperature sensor, which requires advanced nanofabrication tech-
niques. Other nanoscale temperature measurement techniques based on opti-
cal probing methods have non-contact and non-destructive probing features.
However, conventional optical microscopy methods with visible light can-
not achieve a lateral resolution better than a few hundred nanometers. The
near-field scanning optical microscopy (NSOM) methods, such as nanoscale
fluorescence thermometry [134, 135] and Raman thermometry [117, 136], can
successfully overcome the diffraction limit and produce an enhanced optical
field within a very small region. However, the localized heating induced by
the strong optical field can influence the temperature of the device under test
or be destructive to the device. The aforementioned scanning methods also
share a common limitation, which is the low speed in acquiring images over
a large area. Due to the corresponding limitations of the aforementioned
techniques, we apply the epi-DPM technique on the fabricated sample to
perform the benchmark.
9.2 Simulation Methodology
The governing equations of the electrical-thermal simulation include the cur-
rent continuity equation
∇ ·
(
~J +
∂ ~D
∂t
)
= 0 (9.1)
and the heat conduction equation based on conservation of energy
ρcp
∂T
∂t
= ∇ · (κ∇T ) + q (9.2)
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where ~J represents the conduction current density, ~D denotes the electric
displacement field, T denotes the temperature, ρ represents the mass density,
cp is the specific heat capacity, and κ denotes the thermal conductivity. The
rate of volumetric heat generation q in Equation (9.2) is associated with the
volumetric power density dissipated in the gold layer, which can be written
as
PJoule = σ| ~E|2 (9.3)
where σ is electrical conductivity and ~E denotes the electric field. Convection
heat transfer is described through the boundary condition
nˆ · (κ∇T ) = −h (T − Ta) (9.4)
where nˆ is a unit normal vector pointing outward to the surface, h is the
convection heat transfer coefficient, and Ta denotes the ambient tempera-
ture. Radiation heat transfer is also taken into account through a boundary
condition, which can be written as
nˆ · (κ∇T ) = −radσrad
(
T 4 − T 4a
)
(9.5)
where rad is the surface emissivity and σrad is the Stefan-Boltzmann constant.
The resistivity of gold is temperature dependent
ρAu = ρAu0 [1 + αT(T − T0)] (9.6)
where ρAu0 is the resistivity of gold at reference temperature T0 and αT is
the temperature coefficient of the resistivity. The governing equations of the
thermal-elastic simulation [13] consist of the conservation of momentum
ρ
∂vi
∂t
=
∂σij
∂xj
+ fi (9.7)
the infinitesimal strain-displacement relations
ij =
1
2
(
∂ui
∂xj
+
∂uj
∂xi
)
(9.8)
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and the constitutive equation
σij = Cijkl (kl − αδij∆T ) (9.9)
where ui, vi, fi represent the components of the displacement vector, the
velocity vector, and the vector of body force per unit volume, respectively,
and xi(i=x, y, z) are the space coordinates, Cijkl and α are the stiffness and
thermal expansion coefficient, respectively, ∆T is the temperature change
from a reference, in this chapter, the room temperature, and ij and σij
denote the component of the strain and stress tensors, respectively. In the
thermal-elastic simulation, the displacement fields are calculated at thermal
steady state when the temperature distribution stabilizes. The simulation
volume includes the sample and the air above it. A mixed boundary condition
consisting of convection and radiation is applied at the sample-air interface.
An adiabatic boundary condition is used on the bottom sample interface with
the tape. For simplicity, adiabatic boundary conditions were also applied on
the four sidewalls of the sample because there is negligible heat transfer at
these interfaces given their small areas.
9.3 Design of a Suspended Resistor
As shown in Fig. 9.1, a multilayer suspended resistor was fabricated on a 500
µm thick Si substrate with a 1024 nm thick SiO2 insulator layer. The resistor
consists of a 110 nm thick nickel/gold/nickel layer that was deposited on a low
stress 1000 nm thick SiNx film that sits on an 80 nm thick germanium sacri-
ficial layer to have strong thermal expansion properties (methods). Then the
sample was affixed to a printed circuit board (PCB) with double-sided Scotch
tape and electrical connections were made between the sample and the PCB
by wire bonding. When a voltage is applied to the PCB, Joule heating in the
sample causes its temperature to increase. In order to simply the analysis, we
fabricated the suspended bridge with much larger (micrometer-size) lateral
dimensions than its vertical dimensions (nanometer-size). Therefore, vertical
expansion of the sample is expected to dominate. The material properties
used in the simulation is shown in Table 9.1.
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Table 9.1: Material properties in the simulation
Thermal
conductivity
(W m−1K−1)
Density
(kg m−3)
Heat
capacity
(J kg−1K−1)
Thermal
expansion
coefficient
(10−6 K−1)
Young’s
modulus
(GPa)
Poisson’s
ratio
Au 317 19.3× 103 129 14.2 70 0.46
Si3N4 20 3.1× 103 700 2.3 250 0.26
Ge 58 5.3× 103 310 5.9 103 0.28
SiO2 1.4 2.2× 103 730 0.5 70 0.17
Si 130 2.3× 103 700 2.6 170 0.28
Air 0.024 1.1 101 0.0 103 0.26
Figure 9.1: (a) Side view of the suspended resistor showing the material
and device structure. The heights of Ni/Au/Ni, Si3N4, Ge, SiO2 and Si are
110 nm, 1000 nm, 80 nm, 1024 nm and 500 µm, respectively. (b) Top view
of the suspended resistor. The yellow area in the top view indicates the
pattern of the Ni/Au/Ni layer and the orange area indicates that the SiO2
layer is exposed. (c) Zoomed-in view of the rectangular region inscribed in
the red circle in (b). This rectangular area represents the field of view for
the epi-DPM images.
9.4 Results and Discussion
9.4.1 Simulation Results
Figure 9.2 shows the structure in the simulation with zoomed-in views of
the suspended bridge and its spatial discretization. The entire simulation
domain is 10 × 7 × 0.5 mm3. The zoomed-in portion at the suspended
bridge has a dimension of 2 × 1.5 × 0.5 mm3. As shown in Fig. 9.3, the
power dissipated in the sample increases and the temperature rises as the
input voltage is increased. The increase in temperature creates a vertical
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Figure 9.2: The 3D view of the geometry in the simulation and zoomed-in
views showing the suspended resister ans its spatial discretization.
deflection of the suspended bridge as is shown in Fig. 9.3(b). Because of the
temperature-dependent resistivity of the gold layer, all the aforementioned
quantities exhibit nonlinear variations with the input voltages.
The detailed 3-D distribution of the temperature obtained through the
coupled simulation under the input of 1 V is provided in Fig. 9.4. Inter-
estingly, because of the geometrical dimensions and material properties, the
primary heat removal path is vertical conduction through the 80 nm thick
air layer between the suspended resistor bridge and the oxide layer. An ad-
ditional key heat path is laterally from the bridge to the side contact pads.
The wings of the suspended resistor are a third path and explain why the
temperature is not maximum at the very center of the bridge. Lateral heat
conduction can be identified in Fig. 9.4 (b) by finding places that have a
temperature gradient.
The distribution for the vertical component of the displacement field is
shown in Fig. 9.5. The bridge deflects upward several nanometers because
of the significant heating of the bridge. The oxide layer also heats up due
to heat conduction from the bridge above and expands vertically. In the
experiment, we will measure the relative height change, i.e., the difference in
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Figure 9.3: Simulated variations in the sample parameters versus voltage
applied to the PCB include (a) power dissipation in the sample and
resistance of the sample, and (b) temperature and relative height change.
Note that because the PCB board and bonding wires have 3 Ω of
resistance, the power dissipated in the sample is about half the total power
supplied. The voltage across the sample is about half the applied voltage.
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(a)
(b)
Figure 9.4: Simulation of (a) the steady-state temperature profile and (b)
its zoomed-in view at the center of the suspended bridge of the resistor
under the input voltage of 2 V.
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(a)
(b)
Figure 9.5: Simulation of (a) the distribution of z-displacement profile and
(b) its zoomed-in view at the center of the suspended bridge of the resistor
under the input voltage of 2 V.
these two deflections.
9.4.2 Experimental Benchmark
We used a conventional epi-DPM setup [120, 122], including a 405 nm sin-
gle mode fiber (SMF) coupled laser diode (QFLD-405-20S, QPhotonics), a
UV transmission grating (300 lines/mm, 8.6◦ blaze angle), 4f lens system,
a 10 µm diameter pinhole filter and a charge-coupled device (CCD) camera
(Hamamatsu Orca ER C4742-80). The 405 nm laser is temperature con-
trolled and electrically driven by a laser diode controller (ILX Lightwave
LDC-3722), which enables a highly stable laser wavelength and low-noise
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output power. The beam is imaged at the sample plane by a microscope ob-
jective (Zeiss Plan-Apochromat 20X, NA 0.8) forming a field of view (FOV)
of 81 µm X 62 µm. The reflected light goes through the UV transmission
grating, which separates the imaging field into multi-order copies. Only the
first and zeroth orders are picked up by the pinhole filter and by the circular
aperture, respectively, in the Fourier plane (FP); these orders served as the
reference field and the image field, respectively. Compared with the previous
DPM setup [122] which had a visible transmission grating, the diffraction ef-
ficiency of the zeroth and first order increases from 4% and 47% to 26% and
65%, respectively. Therefore, the instrument noise per pixel is reduced from
3.0 nm to 2.0 nm. The exposure time is correspondingly reduced because of
the higher intensity. Compared to our previous epi-DPM system [120, 122],
we exchanged the positions of the pinhole filter and the circular aperture and
selected the stable zeroth order as the reference field. The first order then
served as the image field. Because the sizes of the lenses are large, spherical
aberrations are negligible. The more stable reference signal helped to further
reduce the instrument noise per pixel from 2.0 nm to 1.5 nm. The details
on the epi-DPM methods and phase retrieval are discussed in the previous
works [120, 122, 137].
The PCB with the sample mounted on it was fixed to the xyz translation
stage of the DPM system. The resistance of the sample, bonding wires, and
PCB was 5.6 Ω, of which 3 Ω was attributed to the bonding wires and PCB.
Figure 9.1 (b) shows the top view of the sample. The cross pattern was
suspended and its two ends were connected to two rectangles (200 µm × 250
µm). Two bigger square pattern (500 µm × 500 µm) were used as contact
pads for wire bonding. Gold wires were bonded between the sample and the
PCB holes and the electric wires were soldered on the PCB holes to make
connections to the electrical voltage source. The central bridge region of the
resistor is observed by using a 20X objective and the observed FOV is shown
in Fig. 9.1 (c).
A background phase image was first collected without an applied voltage
and subtracted from each subsequent phase image. This is commonly done
with the DPM method to reduce background noise [118, 119, 120, 121, 122,
123, 124, 125] and enables us to obtain an image sequence of the change in
phase versus time. To reduce the propagation of phase errors during un-
wrapping, we temporally unwrapped the image sequence at each pixel [138].
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Because this procedure directly results in the phase change at each pixel,
spatial unwrapping is not needed. Epi-DPM phase images were collected at
a rate of 1.8 frames/s. Phase images were converted to height images by mul-
tiplying by λ/4pi, where λ is the wavelength of the light source. The height
change of the central bridge of the suspended resistor, consisting of all six
layers, was measured by averaging over the yellow area in Fig. 9.1 (c), and the
height change of the bottom two layers, was measured by averaging around
four corners, which are the orange area in Fig. 9.1 (c). Their difference, ∆h,
which is defined as the relative height change, describes the height change of
the top four layers. To further reduce temporal noise, these instantaneous
relative height change images were averaged for 9 frames. As shown in Fig.
9.6 (a), the relative height change of the suspended resistor is plotted as a
function of time. The thermal expansion of the suspended resistor is thereby
measurable with high accuracy.
Figure 9.6 (a) shows the average relative height changes for the central
bridge of the resistor as a function of time and the applied voltage as a
function of time. After application of the 2 V voltage pulse, the sample
started to expand and its relative height increased from 140 s to 195 s. At
t=140 s, we obtained a relative height change of 1.37 nm, which was defined
as the initial relative height change. The predicted value from Fig. 9.3 (b)
is 1.65 nm under an input voltage of 2 V. Then the entire sample including
the substrate reached thermal steady state between 195 s and 310 s and
the relative height change became maximum. After that, the voltage supply
was turned off. The sample gradually returned to its initial state and its
corresponding relative height change decreased from 315 s to 360 s. Figures
9.6 (b)-(j) present the frames and their relative height change curves at five
key moments: before expansion (t=15 s), at the beginning of expansion
(t=140 s, i.e. at thermal steady state for the suspended bridge), at the
thermal steady state for the substrate (t=195 s), at the beginning of recovery
(t=310 s), and after the recovery (t=370 s). From these frames, we find that
the thermal expansion process of a suspended resistor can be reconstructed
using epi-DPM and the coupled model can predict the initial height change
when the suspended bridge is in thermal steady state.
In order to quantify the dependency of thermal expansion on voltage, the
relative height change measurement was repeated for various DC voltages.
As shown in Fig. 9.7, the steady-state relative height changes are plotted
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Figure 9.6: Relative height change measurements throughout the thermal
expansion process. (a) Left axis: average relative height changes of a
suspended resistor versus time; right axis: applied voltage versus time.
(b)-(f) Selected frames and their relative height changes at various times.
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Figure 9.6: (cont.)
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Figure 9.7: Relative height changes versus input voltage.
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sample, bonding wires, and PCB versus time.
as a function of applied voltage. These parameters increase as the applied
voltage increases.
The resistance of the sample, bonding wires, and PCB was also measured
during the thermal expansion process. Figure 9.8 shows that the resistance
increases as a function of time. Three different DC voltage were applied.
For t<0 s, we plotted resistance of the sample, bonding wires, and PCB
without heating. This value was 5.6 Ω. At t=0 s, the voltage was applied
and the resistance increased instantly. Then the resistance increased slowly
and became stable in the last 60 s. The initial jump in resistance is attributed
to the heating of the suspended bridge and the slow increase in resistance
is attributed to the gradual heat spreading across the large area substrate.
The simulation results match well with the experimental results.
9.5 Discussion
We applied epi-DPM to observe the nanoscale thermal expansion of a sus-
pended bridge resistor. We quantified the relative height change with sub-
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nanometer accuracy. The results show that even under a low dissipated
power of a few hundred milliwatts, there can be several nanometers of rela-
tive expansion. In some nanoscale device applications, this expansion can be
a source for performance degradation or complete device failure.
We presented a coupled electrical-thermal-mechanical model to understand
the underlying physics and be able to predict the 3D temperature profile, the
change in resistance, and the relative height expansion under different applied
voltages. The simulated and experimental results for both the thermal ex-
pansion and the change in resistance showed good agreement. We must point
out that choosing appropriate boundary conditions that faithfully represent
the experimental conditions are critical for accurate simulation results. For
example, although modeling only the zoomed-in region of the sample near
the suspended resistor is adequate for capturing the fast dynamics of the ini-
tial height jump, this approach fails to capture the slower dynamics caused
by substrate heating. Another related example is that a large thermally
conductive mass (e.g. the substrate on the PCB) is often approximated by
an isothermal boundary. However, the presence of tape between the sub-
strate and the PCB creates an adiabatic thermal boundary condition there
because the tape is thick and has very low thermal conductivity. Including
an isothermal boundary in the simulation domain can erroneously reduce the
time scale for the expansion dynamics by a few orders of magnitude.
With the growing interest in predicting and engineering the coupled dy-
namics of micro- and nano-scale systems, we anticipate that this model and
measurement technique will have many applications. We presented a coupled
electrical-thermal-mechanical model to describe the physics of the thermal
expansion of a suspended bridge resistor. We applied epi-DPM to observe
the nanoscale thermal expansion and quantify the relative height change.
Overall, there was good agreement between theory and experiment. We an-
ticipate that this model and measurement technique will be applied to study
coupled thermal dynamics in many other micro- and nano-scale systems.
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CHAPTER 10
MULTIPHYSICS MODELING OF
CAPACITOR DERATING IN POWER
INTEGRITY SIMULATION
10.1 Problem Statement
The design of power distribution networks (PDNs) has become increasingly
important in a modern electronic system especially under the trend of system
miniaturization and continuous reduction of voltage noise margin. A power
distribution network is responsible for delivering clean voltage and current
from a voltage regular module (VRM) all the way to transistors through a
hierarchy of interconnects. The target impedance [139] based on Ohm’s law
and calculated from power supply voltage and switching current is consid-
ered as one of the most useful quantities in evaluating a PDN. The target
impedance of a PDN in a microprocessor-based system often falls into the
range of milliOhms. For example, the target impedance of an Itanium pro-
cessor functioning with 150 W and 1.2 V can be as low as 1 mΩ [28]. Decou-
pling capacitors play a critical role in a PDN to maintain the low-impedance
path from the VRM to the processor over a broadband [139, 28, 140, 141].
In addition, decoupling capacitors can also suppress excessive noise on the
power rails. However, as the frequency increases beyond a self-resonant fre-
quency, the series loop inductance of a decoupling capacitor dominates and
the decoupling capacitor becomes inductive and hence less effective in main-
taining a low impedance. Another problem associated with the decoupling
capacitors is the derating issue that the decoupling capacitors often function
at lower capacitance than their rated specifications. Derating of capacitors
takes place under normal working conditions associated with temperature,
voltage, and aging, etc. For example, Fig. 10.1(a) demonstrates that a de-
coupling capacitor of 1 uF derates as the DC bias increases and Fig. 10.1(b)
shows that a decoupling capacitor of 2.2 uF derates when the temperature is
raised up from the room temperature of 25 ◦C. It can also be seen from Fig.
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10.1 that the DC bias and temperature can function together and cause the
derating issues.
Capacitor derating and its modeling has drawn industry-wide concerns
[142]. It is known that in order to speed up the design cycles, advanced
modeling and simulation techniques [10, 143] must be employed at the sys-
tem level. The incorporated models of decoupling capacitors in the system-
level simulation of a PDN have significant impacts on the simulation results,
which is shown in Fig. 10.2. The system-level simulation to calculate PDN
impedance takes three types of capacitor models, namely, the ideal model
treating each capacitor as a lumped component with its rated capacitance,
the derating model based on the operation condition of 1 V and 50 ◦C,
and a second derating model based on the operation condition of 1.5 V and
85 ◦C. As shown in Fig. 10.2, the maximum impedance between the ideal
model and the derating model of 1 V and 50 ◦C has a difference of 26% at
10 kHz, whereas at the same frequency the two derating models differ by
16%. The large variance of impedance invoked by capacitor models further
demonstrates the importance of incorporating accurate models of decoupling
capacitors in the system-level simulation of a PDN.
In this chapter, we propose a simulation methodology that incorporates
a library of capacitor deraing models. The capacitor derating library, as-
sociated with operation temperature and voltage and based on impedance
measurement and curve fitting, can be repeatedly used for PDN simula-
tion and optimization at different design cycles and for different products.
Three methods of impedance measurement with individual characterization
fixtures and de-embedding techniques are compared and the most accurate
one is selected to construct the derating library. Since circuit models are of-
ten preferable in the system-level simulation, a curve fitting method is used
to convert the measured impedance into SPICE models. The conversion
from impedance network parameters to SPICE models is achieved through
gradient-based optimization. Even though rated with the same specifications
including capacitance, package size, temperature characteristics, and opera-
tion voltage, capacitors from vendors may have distinct impedance. Vendor
information has also been taken into account in designing the structure of
the derating library especially in determining the nominal case. System-
level simulations utilizing the capacitor derating library are carried out for
calculating the impedance of PDNs in real products. The accuracy of the
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Figure 10.1: Derating of (a) a 1 uF capacitor with an increasing DC bias
and (b) a 2.2 uF capacitor with the temperature being raised up from the
room temperature.
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Figure 10.2: Simulating the impedance of a PDN by using ideal and
derating models of decoupling capacitors. The ideal model treats the
capacitor as a single lumped component with its rated capacitance. The
simulation with derating models is proposed in this chapter.
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proposed simulation methodology is verified through good correlations with
measurement.
10.2 Capacitor Derating Mechanism
In many situations, temperature, DC/AC bias, aging, material formulations,
thickness actually function together and cause derating. In this section, the
derating mechanism of ceramic capacitors associated with temperature, DC
bias, and aging is illustrated with details. The three factors are considered
as the most influential ones in the capacitor derating mechanism. Barium
titanate (BaTiO3) is the first known ferroelectric ceramics [141, 144] and is
among the most widely accepted materials used for manufacturing ceramic
capacitors [145, 146, 147] owing to its high dielectric constant and low loss.
Upon cooling down from the Curie point of 130 ◦C, a unit cell of BaTiO3
undergoes a transition from the paraelectric cubic phase to the ferroelectric
tetragonal phase as shown in Fig. 10.3. In the cubic phase of BaTiO3 illus-
trated by Fig. 10.3(a), one titanium atom is symmetrically coordinated by
six oxygen atoms. When the temperature drops below the Curie point, the c-
axis stretches and the cubic structure becomes a tetragonal one, in which the
titanium atom shifts away from the body center of the unit cell and creates
a permanent dipole as indicated in Fig. 10.3(b). The polarization arising
from the asymmetry exists without the application of an external electric
field, which is called the spontaneous polarization and is the root cause of
capacitor derating.
10.2.1 Temperature
Figure 10.4 illustrates the derating mechanism of decoupling capacitors as-
sociated with temperature. In the temperature range below the Curie point,
the dielectric constant of pure BaTiO3 increases as the temperature increases.
This temperature characteristics is modified from pure BaTiO3 by the addi-
tion of shifters and depressors. The shifters normally pushes the peak value of
the dielectric constant to room temperature of around 25 ◦C, which is the rea-
son why we often see the ceramic capacitors derate as temperature increases.
The depressors are responsible to flatten out the dielectric constant over a
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(a) (b)
Figure 10.3: The unit cell of BaTiO3 in (a) the cubic paraelectric phase and
(b) the tetragonal ferroelectric phase, respectively.
certain temperature range. The addition of depressors achieves the thermal
stability but sacrifices the peak value of dielectric constant. Through the
addition of shifters and depressors, the ceramics capacitors fall into different
categories of thermal characteristics such as NP0, Z5U, and X7R according
to the EIA standard [148].
10.2.2 DC Bias
Capacitor derating with DC bias can be understood through the experimen-
tal study in [149], in which the dielectric constant of the ferroelectric material
barium strontium titanate (BST) is measured under different conditions of
temperature and voltage. It can be seen from Fig. 10.5 that by increasing
the DC bias, the dielectric constant of BST decreases. As indicated in Fig.
10.3(b), the ferroelectric material contains permanent dipoles. The applied
DC bias locks some of the permanent dipoles and prevents them from reori-
enting with an external AC field, which explains why the ceramic capacitors
derate with an increasing DC bias. For ferroelectric materials in the para-
electric state, the relation between the dielectric constant  and an applied
static electric field of magnitude E can be derived from Devonshire’s theory
[150] as
/0 ≈
[
1 + a30E
2
]−1/3
(10.1)
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Figure 10.4: The temperature characteristics of pure barium titanate is
altered by the addition of shifters and depressors.
where a is a constant and 0 is the dielectric constant without bias. In Fig.
10.5, an increase of the fraction of strontium in the BST compound shifts the
Curie temperature to a lower magnitude, which is exactly how the addition
of shifter functions. Strontium titanate (SrTiO3) is paraelectric and of very
high thermal stability, which is categorized as Class 1 ceramics together with
titanium oxide (TiO2) and calcium titanate (CaTiO3). Class 2 ceramics have
significantly higher dielectric constants than Class 1 ceramics and are usually
based on BaTiO3.
10.2.3 Aging
Ceramic capacitors also derate with time. A study in [151] reveals that the
aging rate can be as high as 8% per decade-hour for a Y5V capacitor. Upon
cooling down from a temperature above the Curie point, a unit cell of BaTiO3
reverts to a tetragonal structure from a cubic one, during which a strain is
developed. The strain relaxes itself over time and the dielectric constant
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Figure 10.5: The impact of DC bias on the dielectric constant of barium
strontium titanate [149], of which the chemical formula is Ba1−xSrxTiO3
and x is the molar fraction of strontium from 0 to 1.
decays accordingly [152], which causes the derating of ceramic capacitors
with time. It is worth mentioning that the soldering process used to mount
the ceramic capacitors onto a circuit board provides temperatures above
the Curie point for a brief period, which produces a partial reset of the
capacitance.
10.3 Capacitor Derating Models
The proposed system-level simulation incorporates the derating models of
decoupling capacitors, which are built upon impedance measurement and
curving fitting method. In this section, detailed information of the impedance
measurement and fitting methods is provided.
10.3.1 Impedance Measurement
Three impedance measurement methods of decoupling capacitors are com-
pared, including the method proposed by Intel [153], the approach used by
a component manufacturer named vendor A in this work, and the solution
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Figure 10.6: Impedance measurement set-up consists of Keysight E5061B
network analyzer, RF probes, precision positioners, microscope, cables, and
PCB holders.
from a third-party consultant. Three types of capacitors from vendor A are
taken as measurement samples, namely, 0201 1 uF, 0402 10 uF, and 0603
22 uF. Through the comparison, we would like to select the most accurate
impedance measurement method to construct the capacitor derating library.
The measurement set-up is illustrated in Fig. 10.6, which consists of a
Keysight E5061B network analyzer, two RF probes of 0.4 mm pitch and two
TP150 precision positioners from PacketMicro [154], a microscope, cables,
and PCB holders. The SOLT calibration is performed with CalKit TCS60
[154] shown in Fig. 10.7, which achieves the calibration till the tips of the
RF probes.
All three impedance measurement methods under comparison are based
on the concept of S-parameter two-port shunt-thru methodology, which is
devised for high-frequency PDNs of very low impedance. With the two-
port shunt-thru method, the measured impedance within the range of 10%
accuracy can be as low as 1 mΩ up to about 3 GHz [155]. In the two-port
shunt-thru method, one port launches current to the DUT and the other
port measures the voltage across it. The impedance of the DUT ZDUT can
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Figure 10.7: CalKit TCS60 from PacketMicro [154].
Figure 10.8: Test fixtures from Intel for impedance measurement of
capacitors. The ground pad is connected to the ground trace through vias.
In the short fixture, the power and ground pads to mount the component
are shorted together.
be derived in terms of the measured S21
ZDUT = 25
S21
1− S21 (10.2)
assuming that the port impedance is 50 Ω [155, 156].
To perform the impedance measurement, capacitors have to be mounted
on some test fixtures. The test fixture of such purpose from Intel is shown
in Fig. 10.8. In order to obtain the impedance of the capacitor itself, de-
embedding has to be performed to remove the effects of traces and vias in
the test fixture. The de-embedding of the Intel approach is realized through
a short fixture as shown in Fig. 10.8. Two measurements are performed, one
178
for the impedance of the entire structure with capacitor mounted on as Ztot
and one for the impedance of the short fixture as Zshort. The impedance of
the capacitor itself Zcap can thus be obtained through a subtraction
Zcap = Ztot − Zshort (10.3)
It is worth mentioning that if the 3-D geometry of the test fixture for mount-
ing capacitors is available, the de-embedding can be achieved through a full-
wave electromagnetic simulation, which saves the effort of fabricating a short
fixture. A wave port can be attached at the location where the capacitor is
mounted. The obtained S-parameters from the simulation can then be con-
verted to Z-parameters, with which the de-embedding is performed together
with the measured Ztot.
Figure 10.9 shows the measured impedance versus frequency of the sample
capacitors by using the methods from Intel, vendor A, and the third-party
consultant. It can be seen from Fig. 10.9(a) that the in-house measurements
using Intel and vendor A approaches achieve good agreement. However, there
is a large discrepancy of the measured impedance based on the third-party
approach from the other two. The large discrepancy is believed to arise
from lacking verifications in the de-embedding test fixtures. Due to the large
discrepancy, the impedance curve measured using the third-party approach
is only shown in Fig. 10.9(a) for the 0603 22 uF capacitor.
In Fig. 10.9, beyond the self-resonant frequency, the measured impedance
between Intel and vendor A approaches does not agreement as well as that
in the low frequency range. The difference at high frequencies results from
the over-subtraction of inductance in the de-embedding procedure of the
Intel approach. Note that in Fig. 10.8 there is a piece of metal shorting
together the power and ground pads in the short fixture, whereas there is no
connection between the power and ground pads in the fixture for mounting
the capacitors. As a result, after de-embedding, the inductance associated
with the piece of metal shorting together the power and ground pads in the
short fixture is over-subtracted. However, in the approach from vendor A,
the de-embedding is performed through electromagnetic simulation described
earlier and there is no over-subtraction. It explains why beyond the self-
resonant frequency the impedance obtained from the vendor A approach
is larger than that from the Intel approach. The self-partial inductance
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Figure 10.9: Measured impedance with three different approaches of three
sample capacitors (a) 0603 22 uF, (b) 0402 10 uF, and (c) 0201 1 uF.
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Figure 10.9: (cont.)
associated with the piece of metal in the short fixture can be calculated
through
L =
µ0
2pi
1
w2
[
lw2 ln
 l
w
+
√(
l
w
)2
+ 1

+ l2w ln
(
w
l
+
√(w
l
)2
+ 1
)
+
1
3
(
l3 + w3
)− 1
3
(
l2 + w2
) 3
2
]
(10.4)
in which w and l are the width and length of the rectangular piece of con-
ductor shorting power and ground pads [157] with the assumption that the
thickness of the perfect electric conductor is negligible. To compensate the
over-subtracted inductance, the calculated inductance from Equation (10.4)
should be added backed to the circuit model obtained from the fitting method
in the following section.
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10.3.2 Curve Fitting Method
Circuit models are often preferred in the system-level simulation of PDNs.
Through the curve fitting method illustrated in this section, the measured
impedance of capacitors can be converted to SPICE models. There are three
steps involved in the curve fitting method: fixing a circuit topology; tun-
ing the major RLC branch for a good initial guess; and building an object
function and selecting the most appropriate optimization method. The fixed
circuit topology is shown in Fig. 10.10, which consists of a major RLC (in
series) branch, five RC (in shunt) sections, four RL (in shunt) sections, and
four RLC (in shunt) sections. It is known that the simplest SPICE model of a
decoupling capacitor consists of three lumped components: the capacitance,
the equivalent series resistance (ESR), and the equivalent series inductance
(ESL) [158, 159]. Due to the high-order behavior of the measured impedance
around the self-resonant frequency, the simple RLC model is insufficient.
However, the tuning of the major RLC branch based on the first-order rep-
resentation of a decoupling capacitor provides a good initial guess for the
optimization. The cost function is defined as the weighted summation of the
mean values of the relative changes for both magnitude and phase of the
complex impedance, which can be written as
f =
1
N
N∑
i=1
(
αA
Ai − A0,i
A0,i
+ αφ
φi − φ0,i
φ0,i
)
(10.5)
where A and φ represent the magnitude and phase of the impedance, re-
spectively, and αA and αφ are the corresponding weights in the summation.
Gradient-based optimization technique from Keysight Advanced Design Sys-
tem (ADS) is used. The fitting results are shown in Fig. 10.11 for three
sample capacitors from vendor A. The same topology shown in Fig. 10.10
is used in converting the measured impedance of the three capacitors into
SPICE models. However, it can be seen from Fig. 10.11 that the capacitor
of larger value requires more branches than smaller ones in order to achieve
higher accuracy at lower frequencies.
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Figure 10.10: Fixed circuit topology used for curve fitting.
10.4 System-Level Simulation and Measurement
Correlation
Capacitors employed in a PDN are often provided by various vendors. Even
though rated with the same capacitance, package size, temperature coef-
ficient, capacitors from different vendors are most likely to have distinct
impedance. As shown in Fig. 10.12, for the three capacitors from vendor A,
B, and C with the same rated specifications, the measured impedance curves
are quite different from each other especially the ESR and ESL. We have
observed that among the three vendors, capacitors from vendor A have nom-
inal values in terms of capacitance, ESR, and ESL. Therefore, the derating
library based on capacitors from vendor A is chosen as the nominal case in
the system-level simulation. The library is built upon individual operation
condition including voltage and temperature. The library file can be repeat-
edly used by the power integrity simulation and optimization for different
products and at different design cycles.
The derating library of capacitors is incorporated into Cadence tools for
power integrity simulation. Measurement correlations are performed to verify
the accuracy of the proposed simulation methodology with the constructed
derating library. Faraday chokes shown in Fig. 10.13 are attached at the ca-
bles to suppress the floating current in order to achieve good accuracy at low
frequencies. It can be seen from Fig. 10.14 that the simulated impedance
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Figure 10.11: Fitting results including both the magnitude and phase for
three different capacitors including (a) 0201 1 uF, (b) 0402 10 uF, and (c)
0603 22 uF.
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Figure 10.11: (cont.)
with the derating library agrees very well with the measurement. In Fig.
10.14(c), at 10 kHz, the relative difference between the measured and sim-
ulated impedance with derating library is about 7%, whereas it is as large
as 33% between the measured the simulated impedance with ideal capacitor
models. Similarly, for the power domain in Fig. 10.14(d), the relative differ-
ence between the measurement and the simulation with the derating library
is 3.4%, whereas it is around 34% between the measurement and the simu-
lation with ideal capacitor models. The measurement correlations not only
demonstrate the high accuracy of the proposed simulation methodology, but
also prove the necessity and the importance of taking into account capacitor
derating in the system-level simulation.
10.5 Conclusion
In this chapter, we propose the system-level power integrity simulations that
incorporates the derating models of decoupling capacitors. The derating
models of decoupling capacitors are constructed through the impedance mea-
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Figure 10.12: Measured impedance of 0402 10 uF capacitors from three
vendors.
surement and curve fitting method. The impedance measurement is based
on the concept of two-port shunt-thru method considering the very low
impedance of the high-frequency PDNs under investigation. Three methods
of impedance measurement from Intel, vendor A, and a third-party consul-
tant are compared and the most accurate one from vendor A is taken to
perform the impedance measurement. Since circuit models are often pre-
ferred in the system-level simulation, a curve fitting method is employed to
convert the measured impedance into circuit models. The fitting method is
based on gradient-based optimization with the cost function built with both
magnitude and phase of the measured impedance. The library file in the
Cadence *.amm format is constructed by taking into account the operation
temperature and voltage. Information of capacitor vendors is also considered
in building the derating library and capacitors from vendor A are chosen as
the nominal case. The accuracy of the proposed simulation methodology is
demonstrated through good correlations with measurement performed on the
real products. The good agreement between the measurement and the simu-
lation with derating library again demonstrates the importance of considering
derating effects of decoupling capacitors in the power integrity simulation.
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Faraday Choke
Figure 10.13: Faraday Chokes have been applied in the PDN measurement.
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Figure 10.14: Measurement correlations of the proposed simulation
methodology on six different power domains.
188
1 0 2 1 0 3 1 0 4 1 0 5 1 0 6 1 0 7 1 0 8 1 0 91 m
1 0 m
1 0 0 m
1
1 0
1 0 0
 
 
Imp
eda
nce
 (Oh
m)
F r e q u e n c y  ( H z )
 M e a s u r e m e n t S i m u l a t i o n  w i t h  D e r a t i n g  M o d e l S i m u l a t i o n  w i t h  I d e a l  M o d e l
(c)
1 0 2 1 0 3 1 0 4 1 0 5 1 0 6 1 0 7 1 0 8 1 0 91 m
1 0 m
1 0 0 m
1
1 0
1 0 0
 
 
Imp
eda
nce
 (Oh
m)
F r e q u e n c y  ( H z )
 M e a s u r e m e n t S i m u l a t i o n  w i t h  D e r a t i n g  M o d e l S i m u l a t i o n  w i t h  I d e a l  M o d e l
(d)
Figure 10.14: (cont.)
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Figure 10.14: (cont.)
190
CHAPTER 11
CONCLUSION AND FUTURE WORK
11.1 Conclusion
In this dissertation, a multiphysics simulation is proposed to address the ever
increasing couplings between electrical designs and thermal issues in elec-
tronic systems. The multiphysics simulation is implemented with the finite
element method on full three dimension. The 3-D simulation achieves ade-
quate accuracy in modeling the escalating complexities in the modern elec-
tronics in terms of both complicate geometries and non-uniform materials. In
the multiphysics simulation, an electrical analysis and a thermal analysis are
first integrated through an iterative scheme through temperature-dependent
material properties. The electrical aspect of the multiphysics simulation
consists of static and dynamic IR-drop analyses and full-wave electromag-
netic analysis. The thermal aspect of the multiphysics simulation consists
of both steady-state and transient thermal analyses. The particular type of
and the combination of the electrical and thermal analyses depend on spe-
cific applications. The multiphysics simulation is further extended through
incorporating fluid dynamics and structure mechanics to handle a broader
range of problems. For example, it enables the analysis of an electronic sys-
tem with integrated microchannel cooling. It also takes into account thermal
stress such that the reliability concerns of interconnects arising from me-
chanical fatigue and failure can be addressed. The multiphysics simulation is
also applied to characterized the thermal-mechanical systems such as MEMS
and NEMS. Finally we construct multiphysics models of decoupling capac-
itors and incorporate them into the characterization of power distribution
networks.
The capability of the multiphysics simulation is demonstrated through
its applications in a variety of important problems, including the static
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and dynamic IR-drop analyses of power distribution networks, the thermal-
ware high-frequency characterization of through-silicon-via structures, the
full-wave electromagnetic analysis of high-power RF/microwave circuits, the
modeling and analysis of three-dimensional ICs with integrated microchannel
cooling, the characterization of micro- and nanoscale electrical-mechanical
systems, and the modeling of decoupling capacitor derating in the power
integrity simulations.
In the DC-IR drop analysis, the Joule heating effect is taken into account
for an accurate prediction of voltage distribution and localized overheating
in the integrated circuits. The transient electrical-thermal co-simulation de-
vised for the characterization of PDNs not only detects the localized over-
heating but also depicts the large temperature gradient induced by dynamic
variance in the supply voltage. It also characterizes the voltage drops with
thermal effects accounted to insure the fluctuations are within design speci-
fications. The impacts of different types of voltage pulses, power maps, and
via pitches on the design of a PDN are also investigated.
Two types of TSV structures are examined based on the developed thermal-
aware full-wave electromagnetic analysis, namely, TSV arrays in the silicon
interposer and TSV daisy chains. The signal transmission and couplings in
the TSV structures are characterized by the insertion loss, return loss, and
near- and far-end crosstalks. The impacts on the signal transmission and cou-
plings exerted by the via-filling metal, the doping concentration of the silicon
substrate, the via pitch, and the cooling efficiency are also investigated and
discussed based on the two types of TSV structures. For the co-simulation of
high-power RF/microwave circuits, the thermal impact on the characteristics
of a matching network in high-power RF amplifiers is observed. The changes
of the passing band of a SIW filter brought by high temperatures associated
with high input power are also captured. As the simulated RF/microwave
designs and many others are highly subject to temperature variance, the pro-
posed multiphysics simulation provides an accurate approach for analyzing
their electrical behaviors by including thermal impacts at the same time.
Through the multiphysics simulation on electronic systems with microchan-
nels, the effectiveness of the integrated microchannel cooling in heat removal
from both adjacent active device layers and localized over-heating are ob-
served. At the same time, the thermal impacts on the high-frequency elec-
tromagnetic characteristics of the design have also been shown with the nu-
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merical example.
Reliability analysis of large-scale solder bump and bonding wire arrays is
carried out the multiphysics simulation. Both types of structures are not
only major forms of interconnects but also are attracting intensive concerns
of reliability. The multiphysics simulation is able to provide detailed dis-
tributions of temperature, deformations, and stresses in a highly efficiently
manner. Concentrated stresses of large amplitude associated several failure
mechanisms have been successfully predicted by the proposed simulation.
The multiphysics simulation successfully predicts the thermal expansion of
a suspended bridge resistor, which agrees very well with the measurement
correlation achieved through epi-DPM. The good agreement makes the mul-
tiphysics simulation a promising scheme in predicting and engineering the
coupled thermal dynamics in many other micro- and nanoscale systems.
The aforementioned capability and the various applications is made possi-
ble through the efficient large-scale analysis in the multiphysics simulation.
FETI, a domain decomposition method, is incorporated into the multiphysics
simulation in order to handle large-scale problems efficiently. With FETI,
the original large-scale problem is decomposed into smaller ones, which al-
lows the possibility of parallel computing with multiple processors. By in-
troducing Lagrange multipliers, FETI transforms the original problem into
a reduced-order interface problem. The implementation of FETI consists of
three steps: tearing, interconnecting, and recovering unknowns. All the three
steps can be performed almost independently within individual subdomains,
which makes FETI highly parallelizable in nature. The FETI-enabled effi-
cient multiphysics simulation has demonstrated high parallel efficiency and
the capability of significantly reducing the computation time by using mul-
tiple processors in parallel. The adaptive time-stepping incorporated into
the multiphysics simulation is based on the algorithm of PID control. It
improves the overall efficiency of the transient analysis by enabling the use
of non-uniform steps for time marching and automatic detection of a steady
state.
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Figure 11.1: Multiphysics simulation in the design flow. Physics A, B, and
C are represented with disks of different sizes to indicate the multiscale.
11.2 Future Work
From Fig. 11.1, the future work built upon the proposed multiphysics model-
ing and simulation can be classified into three categories: refinement on an in-
dividual event in the current multiphysics simulation; improvement through
the coupling among the different events of different scales; and advancement
from multiphysics simulation to sensitivity analysis, design of experiment,
and optimization.
11.3 Refinement on a Single Event
Refinement on a single event/physics is considered as the most straightfor-
ward extension to this dissertation. Four examples in the following are used
to illustrate how future work can be extended in this category.
The full-wave electromagnetic analysis in the multiphysics simulation is
based on the assumption of electromagnetic steady sate. This assumption
is valid in the situations when the time constants of electrical and thermal
responses differ by a few orders of magnitude. However, there are situations
when the time constant of the thermal response is comparable to that of
the electrical response, for example, when a large transient electromagnetic
pulse is injected into the system due to electrostatic discharge stress. The
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compatible time scale between electrical and thermal responses also exists in
the applications of phase change memory (PCM) where the heating-up and
cooling-down of a PCM device is in nano-second scale to allow fast reading
and writing. As future work, the multiphysics simulation should include the
transient full-wave electromagnetic analysis to handle the aforementioned
issued and extend its capability.
In the current multiphysics simulation, steady-state thermal stress is cal-
culated. The structure mechanics part can be further extended into the tran-
sient regime such that the process of crack propagation and wire debonding
can be captured. It will greatly assist the design process if the crack prop-
agation and wire debonding can be visualized in situ with the multiphysics
simulation.
In this dissertation, the dissipated electrical energy is taken as heat sources.
However, the heat energy may turn into electromagnetic waves in the form
of thermal radiation or thermal noise. Thermal noise characterization in an
electronic system becomes increasingly important. One possible approach of
characterizing thermal noise is applying fluctuation-dissipation theorem.
Applying the current electrical-thermal co-simulation to characterize op-
tical interconnects (OIs) is considered as another future work. The optical
interconnects on silicon have been advocated as promising solutions to over-
come the interconnect scaling problems [160, 161]. OIs do not have the
resistive loss from the electrical wirings, which has been the driving force
of introducing optics for system level or even on-chip level interconnections
[161]. The other advantages of OIs over electrical interconnects include the
high packing density, the low power consumption, and the enhanced sig-
nal integrity and timing [161]. A key component of OIs is the modulator
at the transmitter end and the microring resonator based modulator has
been an attractive technology with full CMOS compatibility. For the in-
tegrated microring resonators, the temperature increase due to the power
loss alters the material refractive index and shifts the resonant wavelength.
The thermally-induced resonance shift and the nonlinearity have been ob-
served through experiments and reported in [162, 163, 164, 165]. A numeri-
cal scheme [165] based on the coupled-mode theory for optics and a lumped
capacitance model for heat conduction is proposed to predict the self-heating
dynamics in microring resonators. It is known that the temperature variance
in the resonator is proportional to the input optical power and a bistable
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relations between input and output power can be observed for an resonator
with intensity-dependent refractive index. As another future work, the mul-
tiphysics simulation will find its application in the design and analysis of
optical interconnects, especially for the prediction of thermally induced res-
onance shift and bistability.
11.4 Improvement through the Couplings of Multiscale
Events
Multiphysics and multiscale are tightly coupled. Improvement through the
couplings of the multiscale events is considered as an important category
of future work. A electronic system does not necessarily consists of similar
structures but components of very different scales. For example, a 3-D inte-
grated system may contain multiple dies, interposer, multilayer package, and
board, which are further connected through vias, bumps, and traces. The di-
mension of a TSV in the 3-D system is often in the micrometer range, whereas
the dimension of a package or board is in terms of centimeters, which leads
to a scale ratio of at least 104. As the heat source is often on the dies, the
thermal analysis itself of the entire system is highly multiscale, not mention-
ing a multiphysics simulation. Another example is on the characterization of
electromagnetic interference and compatibility (EMI/EMC) of electronic sys-
tems. A mobile device often contains multiple chips, antennas, and sensors
on a single board. Due to the constraint of space, the multiple modules with
fine features are often placed very close to each other. The EMI/EMC char-
acterization thus requires considering the multiple components of different
feature sizes simultaneously. The aforementioned two problems demonstrate
the multiscale in space, whereas multiscale can also occur in time. For ex-
ample, drift and diffusion occurring at molecular or atomic level in nanoscale
device, material defects, and fluid flows may be coupled with the diffusion
of heat or propagation of electromagnetic waves at macroscale, where the
two events coupled together have very different time scales. Decomposing
the multiscale system into individual events may be a good starting point in
handling the multiscale problem, but stitching the individual models back to
the original event governed by the same physical laws requires mathematical
techniques and high performance computing algorithms. Meshing generation
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in the multiscale problem is another challenge and hence the possibility of
future work belonging to this category.
11.5 Advancement from Simulation to Design
The simulation with a uniphysics is to reduce the cost and cycles for de-
signers, whereas the multiphysics simulation itself can be considered as a
system-level optimization governed by at least two different physical laws. If
we are further aware how a multiphysics simulation should fit in the design
flow shown in Fig. 11.1, we should regard the ambitious advancement from
multiphysics simulation to design as another important category of future
work. The advancement from simulation to design should include sensitiv-
ity analysis, uncertainty characterization, design of experiment, and opti-
mization, which requires many repeated forward simulations. Through these
advancements, new variables are defined in addition to the physical quanti-
ties involved in the governing equations describing the physical laws. These
newly-defined variables may contain probability density functions, sensitiv-
ity gradients, and Lagrange multipliers. Computational complexity is one
of the major bottlenecks in these advancements when many forward simula-
tions are involved. The computational burden shall be relieved through novel
mathematical techniques and high performance computing. Reduced-order
modeling is one of the important techniques in resolving the bottleneck.
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